Home
last modified time | relevance | path

Searched refs:mfspr (Results 1 – 25 of 33) sorted by relevance

12

/third_party/uboot/u-boot-2020.01/arch/powerpc/lib/
Dbat_rw.c129 l = mfspr (DBAT0L); in read_bat()
130 u = mfspr (DBAT0U); in read_bat()
133 l = mfspr (IBAT0L); in read_bat()
134 u = mfspr (IBAT0U); in read_bat()
137 l = mfspr (DBAT1L); in read_bat()
138 u = mfspr (DBAT1U); in read_bat()
141 l = mfspr (IBAT1L); in read_bat()
142 u = mfspr (IBAT1U); in read_bat()
145 l = mfspr (DBAT2L); in read_bat()
146 u = mfspr (DBAT2U); in read_bat()
[all …]
/third_party/uboot/u-boot-2020.01/arch/powerpc/cpu/mpc86xx/
Drelease.S30 mfspr r0, MSSCR0
58 mfspr r0, HID0
75 mfspr r3, l2cr
79 mfspr r3, l2cr
88 1: mfspr r3, l2cr
93 mfspr r3, l2cr
100 mfspr r3, HID0
119 mfspr r3, HID0
130 mfspr r4, HID0
137 mfspr r4, HID1
Dcache.S36 mfspr r3,HID0
46 mfspr r3,HID0
175 mfspr r3, HID0
193 mfspr r3, HID0
205 mfspr r3, HID0
211 mfspr r3, HID0
227 mfspr r3, HID0
254 mfspr r3, HID0
272 mfspr r3, HID0
280 mfspr r3, l2cr
[all …]
Dstart.S87 mfspr r4,DAR
89 mfspr r5,DSISR
866 mfspr r0, HID0
917 mfspr r0, HID0
926 mfspr r0, LDSTCR
953 mfspr r0, HID0
965 mfspr r0, LDSTCR
Dcpu.c42 uint msscr0 = mfspr(MSSCR0); in checkcpu()
Dtraps.c116 printf("MSS error. MSSSR0: %08x\n", mfspr(SPRN_MSSSR0)); in MachineCheckException()
/third_party/uboot/u-boot-2020.01/arch/powerpc/cpu/mpc85xx/
Drelease.S32 mfspr r3, SPRN_HDBCR0
48 mfspr r0,PVR
59 mfspr r3,SPRN_HDBCR1
65 mfspr r3,SPRN_SVR
83 mfspr r3,SPRN_HDBCR0
106 mfspr r3,SPRN_L1CSR1
115 mfspr r3,SPRN_L1CSR1
124 mfspr r3,SPRN_L1CSR0
133 mfspr r3,SPRN_L1CSR0
144 mfspr r0,SPRN_PIR
[all …]
Dtlb.c52 _mas1 = mfspr(MAS1); in read_tlbcam_entry()
56 *epn = mfspr(MAS2) & MAS2_EPN; in read_tlbcam_entry()
57 *rpn = mfspr(MAS3) & MAS3_RPN; in read_tlbcam_entry()
59 *rpn |= ((u64)mfspr(MAS7)) << 32; in read_tlbcam_entry()
66 unsigned int num_cam = mfspr(SPRN_TLB1CFG) & 0xfff; in print_tlbcam()
102 unsigned int num_cam = mfspr(SPRN_TLB1CFG) & 0xfff; in init_used_tlb_cams()
111 if (mfspr(MAS1) & MAS1_VALID) in init_used_tlb_cams()
145 if ((mfspr(SPRN_MMUCFG) & MMUCFG_MAVN) == MMUCFG_MAVN_V1 && in set_tlb()
207 _mas0 = mfspr(MAS0); in find_tlb_idx()
208 _mas1 = mfspr(MAS1); in find_tlb_idx()
[all …]
Dstart.S90 mfspr r3,SPRN_SVR
110 mfspr r3,SPRN_HDBCR0
120 mfspr r3, SPRN_HDBCR0
134 mfspr r3, SPRN_L2CSR0
140 mfspr r3, SPRN_L2CSR0
150 mfspr r3, SPRN_L2CSR0
154 mfspr r3, SPRN_L2CSR0
173 mfspr r1,DBSR
315 mfspr r3,PVR
326 mfspr r3,SPRN_HDBCR1
[all …]
Dtraps.c144 mcsrr0 = mfspr(SPRN_MCSRR0); in MachineCheckException()
145 mcsrr1 = mfspr(SPRN_MCSRR1); in MachineCheckException()
146 mcsr = mfspr(SPRN_MCSR); in MachineCheckException()
147 mcar = mfspr(SPRN_MCAR); in MachineCheckException()
Dspl_minimal.c41 u32 s = mfspr(SPRN_TBRL); in udelay()
43 while ((mfspr(SPRN_TBRL) - s) < ticks); in udelay()
Dcpu_init.c683 u32 l2cfg0 = mfspr(SPRN_L2CFG0); in l2cache_init()
687 while (mfspr(SPRN_L2CSR0) & (L2CSR0_L2FI|L2CSR0_L2LFC)) in l2cache_init()
699 while (!(mfspr(SPRN_L2CSR0) & L2CSR0_L2E)) in l2cache_init()
776 mtspr(L1CSR2, (mfspr(L1CSR2) | L1CSR2_DCWS)); in cpu_init_r()
783 mtspr(L1CSR2, (mfspr(L1CSR2) & ~L1CSR2_DCSTASHID)); in cpu_init_r()
792 if (mfspr(L1CSR2) & L1CSR2_DCWS) in cpu_init_r()
793 mtspr(SPRN_HDBCR0, (mfspr(SPRN_HDBCR0) | 0x80000000)); in cpu_init_r()
Dfdt.c295 u32 l2cfg0 = mfspr(SPRN_L2CFG0); in ft_fixup_l2cache()
388 u32 l1cfg0 = mfspr(SPRN_L1CFG0); in ft_fixup_cache()
389 u32 l1cfg1 = mfspr(SPRN_L1CFG1); in ft_fixup_cache()
493 svr = mfspr(SPRN_SVR); in ft_fixup_qe_snum()
Dinterrupts.c45 mtspr(SPRN_TCR, mfspr(SPRN_TCR) | TCR_PIE); in interrupt_init_cpu()
Dcpu.c311 val = mfspr(DBCR0); in do_reset()
348 mtspr(SPRN_TCR, (mfspr(SPRN_TCR) & ~WATCHDOG_MASK) | in init_85xx_watchdog()
/third_party/uboot/u-boot-2020.01/arch/powerpc/include/asm/
Dppc.h44 return mfspr(SPRN_IMMR); in get_immr()
49 return mfspr(PVR); in get_pvr()
54 return mfspr(SVR); in get_svr()
Dcache.h114 return mfspr(IC_CST); in rd_ic_cst()
129 return mfspr(DC_CST); in rd_dc_cst()
/third_party/uboot/u-boot-2020.01/arch/powerpc/cpu/mpc8xx/
Dcache.c16 return !!(mfspr(IC_CST) & IDC_ENABLED); in icache_status()
34 return !!(mfspr(IC_CST) & IDC_ENABLED); in dcache_status()
Dstart.S81 mfspr r3, ICR /* clear Interrupt Cause Register */
94 mfspr r3, IC_CST /* Clear error bits */
95 mfspr r3, DC_CST
202 mfspr r4,DAR
204 mfspr r5,DSISR
/third_party/uboot/u-boot-2020.01/include/
Dppc_asm.tmpl172 mfspr r20,SPRG0; \
174 mfspr r22,SPRG1; \
180 mfspr r20,XER; \
182 mfspr r20, DAR_DEAR; \
184 mfspr r22,reg1; \
185 mfspr r23,reg2; \
/third_party/uboot/u-boot-2020.01/arch/powerpc/cpu/mpc83xx/
Dstart.S324 mfspr r4,DAR
326 mfspr r5,DSISR
733 mfspr r3, HID0
746 mfspr r3, HID0
756 mfspr r3, HID0
763 mfspr r3, HID0
775 mfspr r3, HID0
788 mfspr r3, HID0
1073 mfspr r0, HID0
1097 mfspr r3, HID0
/third_party/uboot/u-boot-2020.01/board/keymile/km83xx/
Dkm83xx.c150 svid = SVR_REV(mfspr(SVR)); in board_early_init_r()
/third_party/gstreamer/gstplugins_good/gst/goom/
Dppc_drawings.s188 mfspr r11,256
272 mfspr r11,256
/third_party/boringssl/src/crypto/perlasm/
Dppc-xlate.pl198 my $mfspr = sub {
/third_party/openssl/crypto/perlasm/
Dppc-xlate.pl198 my $mfspr = sub {

12