• Home
  • Line#
  • Scopes#
  • Navigate#
  • Raw
  • Download
1USB xHCI controllers
2
3Required properties:
4  - compatible: should be one or more of
5
6    - "generic-xhci" for generic XHCI device
7    - "marvell,armada3700-xhci" for Armada 37xx SoCs
8    - "marvell,armada-375-xhci" for Armada 375 SoCs
9    - "marvell,armada-380-xhci" for Armada 38x SoCs
10    - "renesas,xhci-r8a7743" for r8a7743 SoC
11    - "renesas,xhci-r8a7790" for r8a7790 SoC
12    - "renesas,xhci-r8a7791" for r8a7791 SoC
13    - "renesas,xhci-r8a7793" for r8a7793 SoC
14    - "renesas,xhci-r8a7795" for r8a7795 SoC
15    - "renesas,xhci-r8a7796" for r8a7796 SoC
16    - "renesas,xhci-r8a77965" for r8a77965 SoC
17    - "renesas,xhci-r8a77990" for r8a77990 SoC
18    - "renesas,rcar-gen2-xhci" for a generic R-Car Gen2 or RZ/G1 compatible
19      device
20    - "renesas,rcar-gen3-xhci" for a generic R-Car Gen3 compatible device
21    - "xhci-platform" (deprecated)
22
23    When compatible with the generic version, nodes must list the
24    SoC-specific version corresponding to the platform first
25    followed by the generic version.
26
27  - reg: should contain address and length of the standard XHCI
28    register set for the device.
29  - interrupts: one XHCI interrupt should be described here.
30
31Optional properties:
32  - clocks: reference to the clocks
33  - clock-names: mandatory if there is a second clock, in this case
34    the name must be "core" for the first clock and "reg" for the
35    second one
36  - usb2-lpm-disable: indicate if we don't want to enable USB2 HW LPM
37  - usb3-lpm-capable: determines if platform is USB3 LPM capable
38  - quirk-broken-port-ped: set if the controller has broken port disable mechanism
39  - imod-interval-ns: default interrupt moderation interval is 5000ns
40  - phys : see usb-hcd.txt in the current directory
41
42additionally the properties from usb-hcd.txt (in the current directory) are
43supported.
44
45
46Example:
47	usb@f0931000 {
48		compatible = "generic-xhci";
49		reg = <0xf0931000 0x8c8>;
50		interrupts = <0x0 0x4e 0x0>;
51	};
52