Home
last modified time | relevance | path

Searched +full:dp +full:- +full:bridge (Results 1 – 25 of 93) sorted by relevance

1234

/kernel/linux/linux-5.10/drivers/gpu/drm/exynos/
Dexynos_dp.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Samsung SoC DP (Display Port) interface driver.
20 #include <drm/bridge/analogix_dp.h>
50 struct exynos_dp_device *dp = to_dp(plat_data); in exynos_dp_crtc_clock_enable() local
51 struct drm_encoder *encoder = &dp->encoder; in exynos_dp_crtc_clock_enable()
53 if (!encoder->crtc) in exynos_dp_crtc_clock_enable()
54 return -EPERM; in exynos_dp_crtc_clock_enable()
56 exynos_drm_pipe_clk_enable(to_exynos_crtc(encoder->crtc), enable); in exynos_dp_crtc_clock_enable()
74 struct exynos_dp_device *dp = to_dp(plat_data); in exynos_dp_get_modes() local
78 if (dp->plat_data.panel) in exynos_dp_get_modes()
[all …]
/kernel/linux/linux-5.10/drivers/gpu/drm/bridge/analogix/
Danalogix_dp_core.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Analogix DP (Display Port) core interface driver.
21 #include <drm/bridge/analogix_dp.h>
43 static int analogix_dp_init_dp(struct analogix_dp_device *dp) in analogix_dp_init_dp() argument
47 analogix_dp_reset(dp); in analogix_dp_init_dp()
49 analogix_dp_swreset(dp); in analogix_dp_init_dp()
51 analogix_dp_init_analog_param(dp); in analogix_dp_init_dp()
52 analogix_dp_init_interrupt(dp); in analogix_dp_init_dp()
55 analogix_dp_enable_sw_function(dp); in analogix_dp_init_dp()
57 analogix_dp_config_interrupt(dp); in analogix_dp_init_dp()
[all …]
Danalogix-anx78xx.c1 // SPDX-License-Identifier: GPL-2.0-only
29 #include "analogix-anx78xx.h"
68 struct drm_bridge bridge; member
93 static inline struct anx78xx *bridge_to_anx78xx(struct drm_bridge *bridge) in bridge_to_anx78xx() argument
95 return container_of(bridge, struct anx78xx, bridge); in bridge_to_anx78xx()
112 return anx_dp_aux_transfer(anx78xx->map[I2C_IDX_TX_P0], msg); in anx78xx_aux_transfer()
119 err = anx78xx_clear_bits(anx78xx->map[I2C_IDX_RX_P0], in anx78xx_set_hpd()
124 err = anx78xx_set_bits(anx78xx->map[I2C_IDX_TX_P2], SP_VID_CTRL3_REG, in anx78xx_set_hpd()
136 err = anx78xx_clear_bits(anx78xx->map[I2C_IDX_TX_P2], SP_VID_CTRL3_REG, in anx78xx_clear_hpd()
141 err = anx78xx_set_bits(anx78xx->map[I2C_IDX_RX_P0], in anx78xx_clear_hpd()
[all …]
Danalogix-anx6345.c1 /* SPDX-License-Identifier: GPL-2.0-only */
32 #include "analogix-i2c-dptx.h"
33 #include "analogix-i2c-txcommon.h"
49 struct drm_bridge bridge; member
74 static inline struct anx6345 *bridge_to_anx6345(struct drm_bridge *bridge) in bridge_to_anx6345() argument
76 return container_of(bridge, struct anx6345, bridge); in bridge_to_anx6345()
94 return anx_dp_aux_transfer(anx6345->map[I2C_IDX_DPTX], msg); in anx6345_aux_transfer()
103 err = anx6345_clear_bits(anx6345->map[I2C_IDX_TXCOM], in anx6345_dp_link_training()
109 err = drm_dp_dpcd_readb(&anx6345->aux, DP_MAX_LINK_RATE, &dp_bw); in anx6345_dp_link_training()
119 DRM_DEBUG_KMS("DP bandwidth (%#02x) not supported\n", dp_bw); in anx6345_dp_link_training()
[all …]
Danalogix_dp_core.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
3 * Header file for Analogix DP (Display Port) core interface driver.
162 struct drm_bridge *bridge; member
184 void analogix_dp_enable_video_mute(struct analogix_dp_device *dp, bool enable);
185 void analogix_dp_stop_video(struct analogix_dp_device *dp);
186 void analogix_dp_lane_swap(struct analogix_dp_device *dp, bool enable);
187 void analogix_dp_init_analog_param(struct analogix_dp_device *dp);
188 void analogix_dp_init_interrupt(struct analogix_dp_device *dp);
189 void analogix_dp_reset(struct analogix_dp_device *dp);
190 void analogix_dp_swreset(struct analogix_dp_device *dp);
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/display/bridge/
Dcdns,mhdp8546.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: "http://devicetree.org/schemas/display/bridge/cdns,mhdp8546.yaml#"
5 $schema: "http://devicetree.org/meta-schemas/core.yaml#"
7 title: Cadence MHDP8546 bridge
10 - Swapnil Jakhade <sjakhade@cadence.com>
11 - Yuti Amonkar <yamonkar@cadence.com>
16 - cdns,mhdp8546
17 - ti,j721e-mhdp8546
23 - description:
[all …]
Dtoshiba,tc358767.txt1 Toshiba TC358767 eDP bridge bindings
4 - compatible: "toshiba,tc358767"
5 - reg: i2c address of the bridge, 0x68 or 0x0f, depending on bootstrap pins
6 - clock-names: should be "ref"
7 - clocks: OF device-tree clock specification for refclk input. The reference
11 - shutdown-gpios: OF device-tree gpio specification for SD pin
13 - reset-gpios: OF device-tree gpio specification for RSTX pin
15 - toshiba,hpd-pin: TC358767 GPIO pin number to which HPD is connected to (0 or 1)
16 - ports: the ports node can contain video interface port nodes to connect
17 to a DPI/DSI source and to an eDP/DP sink according to [1][2]:
[all …]
Danalogix_dp.txt1 Analogix Display Port bridge bindings
3 Required properties for dp-controller:
4 -compatible:
6 * "samsung,exynos5-dp"
7 * "rockchip,rk3288-dp"
8 * "rockchip,rk3399-edp"
9 -reg:
12 -interrupts:
14 -clocks:
15 from common clock binding: handle to dp clock.
[all …]
Dmegachips-stdpxxxx-ge-b850v3-fw.txt2 STDP4028-ge-b850v3-fw bridges (LVDS-DP)
3 STDP2690-ge-b850v3-fw bridges (DP-DP++)
7 Host -> LVDS|--(STDP4028)--|DP -> DP|--(STDP2690)--|DP++ -> Video output
9 Each bridge has a dedicated flash containing firmware for supporting the custom
12 suffix "-ge-b850v3-fw" to make it clear that the driver is for the bridges with
19 stdp4028-ge-b850v3-fw required properties:
20 - compatible : "megachips,stdp4028-ge-b850v3-fw"
21 - reg : I2C bus address
22 - interrupts : one interrupt should be described here, as in
24 - ports : One input port(reg = <0>) and one output port(reg = <1>)
[all …]
Dps8622.txt1 ps8622-bridge bindings
4 - compatible: "parade,ps8622" or "parade,ps8625"
5 - reg: first i2c address of the bridge
6 - sleep-gpios: OF device-tree gpio specification for PD_ pin.
7 - reset-gpios: OF device-tree gpio specification for RST_ pin.
10 - lane-count: number of DP lanes to use
11 - use-external-pwm: backlight will be controlled by an external PWM
12 - video interfaces: Device node can contain video interface port
15 [1]: Documentation/devicetree/bindings/media/video-interfaces.txt
18 lvds-bridge@48 {
[all …]
/kernel/linux/linux-5.10/drivers/gpu/drm/bridge/
Dmegachips-stdpxxxx-ge-b850v3-fw.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Driver for MegaChips STDP4028 with GE B850v3 firmware (LVDS-DP)
4 * Driver for MegaChips STDP2690 with GE B850v3 firmware (DP-DP++)
10 * This driver creates a drm_bridge and a drm_connector for the LVDS to DP++
11 * display bridge of the GE B850v3. There are two physical bridges on the video
12 * signal pipeline: a STDP4028(LVDS to DP) and a STDP2690(DP to DP++). The
19 * Host -> LVDS|--(STDP4028)--|DP -> DP|--(STDP2690)--|DP++ -> Video output
61 struct drm_bridge bridge; member
70 struct i2c_adapter *adapter = client->adapter; in stdp2690_get_edid()
77 .addr = client->addr, in stdp2690_get_edid()
[all …]
DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
6 Bridge registration and lookup framework.
14 DRM bridge wrapper of DRM panels
20 tristate "Cadence DPI/DSI bridge"
27 Support Cadence DPI to DSI bridge. This is an internal
28 bridge and is meant to be directly embedded in a SoC.
44 Driver for display connectors with support for DDC and hot-plug
48 on ARM-based platforms. Saying Y here when this driver is not needed
52 tristate "Lontium LT9611 DSI/HDMI bridge"
60 Driver for Lontium LT9611 DSI to HDMI bridge
[all …]
Dti-sn65dsi86.c1 // SPDX-License-Identifier: GPL-2.0
110 * struct ti_sn_bridge - Platform data for ti-sn65dsi86 driver.
114 * @bridge: Our bridge.
121 * @enable_gpio: The GPIO we toggle to enable the bridge.
125 * @ln_polrs: Value for the 4-bit LN_POLRS field of SN_ENH_FRAME_REG.
129 * serves double-duty of keeping track of the direction and
135 * each other's read-modify-write.
141 struct drm_bridge bridge; member
180 regmap_write(pdata->regmap, reg, val & 0xFF); in ti_sn_bridge_write_u16()
181 regmap_write(pdata->regmap, reg + 1, val >> 8); in ti_sn_bridge_write_u16()
[all …]
/kernel/linux/linux-5.10/net/dsa/
Ddsa_priv.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
3 * net/dsa/dsa_priv.h - Hardware switch handling
4 * Copyright (c) 2008-2009 Marvell Semiconductor
86 struct dsa_port *dp; member
119 struct dsa_port *cpu_dp = dev->dsa_ptr; in dsa_master_find_slave()
120 struct dsa_switch_tree *dst = cpu_dp->dst; in dsa_master_find_slave()
121 struct dsa_port *dp; in dsa_master_find_slave() local
123 list_for_each_entry(dp, &dst->ports, list) in dsa_master_find_slave()
124 if (dp->ds->index == device && dp->index == port && in dsa_master_find_slave()
125 dp->type == DSA_PORT_TYPE_USER) in dsa_master_find_slave()
[all …]
Dport.c1 // SPDX-License-Identifier: GPL-2.0-or-later
5 * Copyright (c) 2017 Savoir-faire Linux Inc.
22 struct raw_notifier_head *nh = &dst->nh; in dsa_broadcast()
33 static int dsa_port_notify(const struct dsa_port *dp, unsigned long e, void *v) in dsa_port_notify() argument
35 struct raw_notifier_head *nh = &dp->ds->dst->nh; in dsa_port_notify()
43 int dsa_port_set_state(struct dsa_port *dp, u8 state, in dsa_port_set_state() argument
46 struct dsa_switch *ds = dp->ds; in dsa_port_set_state()
47 int port = dp->index; in dsa_port_set_state()
50 return ds->ops->port_stp_state_set ? 0 : -EOPNOTSUPP; in dsa_port_set_state()
52 if (ds->ops->port_stp_state_set) in dsa_port_set_state()
[all …]
Dslave.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * net/dsa/slave.c - Slave device handling
4 * Copyright (c) 2008-2009 Marvell Semiconductor
28 struct dsa_switch *ds = bus->priv; in dsa_slave_phy_read()
30 if (ds->phys_mii_mask & (1 << addr)) in dsa_slave_phy_read()
31 return ds->ops->phy_read(ds, addr, reg); in dsa_slave_phy_read()
38 struct dsa_switch *ds = bus->priv; in dsa_slave_phy_write()
40 if (ds->phys_mii_mask & (1 << addr)) in dsa_slave_phy_write()
41 return ds->ops->phy_write(ds, addr, reg, val); in dsa_slave_phy_write()
48 ds->slave_mii_bus->priv = (void *)ds; in dsa_slave_mii_bus_init()
[all …]
/kernel/linux/linux-5.10/drivers/gpu/drm/bridge/cadence/
DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
3 tristate "Cadence DPI/DP bridge"
8 Support Cadence DPI to DP bridge. This is an internal
9 bridge and is meant to be directly embedded in a SoC.
11 in DP format.
17 bool "J721E Cadence DPI/DP wrapper support"
20 Support J721E Cadence DPI/DP wrapper. This is a wrapper
Dcdns-mhdp8546-core.c1 // SPDX-License-Identifier: GPL-2.0
3 * Cadence MHDP8546 DP bridge driver.
7 * Authors: Quentin Schulz <quentin.schulz@free-electrons.com>
14 * - Implement optimized mailbox communication using mailbox interrupts
15 * - Add support for power management
16 * - Add support for features like audio, MST and fast link training
17 * - Implement request_fw_cancel to handle HW_STATE
18 * - Fix asynchronous loading of firmware implementation
19 * - Add DRM helper function for cdns_mhdp_lower_link_rate
33 #include <linux/phy/phy-dp.h>
[all …]
/kernel/linux/linux-5.10/tools/testing/selftests/drivers/net/mlxsw/
Ddevlink_trap_l3_drops.sh2 # SPDX-License-Identifier: GPL-2.0
4 # Test devlink-trap L3 drops functionality over mlxsw. Each registered L3 drop
8 # +---------------------------------+
16 # +----|----------------------------+
18 # +----|----------------------------------------------------------------------+
28 # +----|----------------------------------------------------------------------+
30 # +----|----------------------------+
38 # +---------------------------------+
66 ip -4 route add default vrf v$h1 nexthop via 192.0.2.2
67 ip -6 route add default vrf v$h1 nexthop via 2001:db8:1::2
[all …]
/kernel/linux/linux-5.10/include/net/
Ddsa.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
3 * include/net/dsa.h - Driver for Distributed Switch Architecture switch chips
4 * Copyright (c) 2008-2009 Marvell Semiconductor
106 #define DSA_TAG_DRIVER_ALIAS "dsa_tag-"
116 u8 priv[48 - sizeof(struct dsa_skb_cb)];
119 #define DSA_SKB_CB(skb) ((struct dsa_skb_cb *)((skb)->cb))
122 ((void *)(skb)->cb + offsetof(struct __dsa_skb_cb, priv))
127 /* Notifier chain for switch-wide events */
225 * Give the switch driver somewhere to hang its per-port private data
243 /* TODO: ideally DSA ports would have a single dp->link_dp member,
[all …]
/kernel/linux/linux-5.10/drivers/gpu/drm/i915/display/
Dintel_lpe_audio.c24 * Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com>
31 * DOC: LPE Audio integration for HDMI or DP playback
34 * Atom platforms (e.g. valleyview and cherryTrail) integrates a DMA-based
41 * subsystems, a bridge is setup between the hdmi-lpe-audio and i915:
45 * the hdmi-lpe-audio driver probes the lpe audio device and creates a new
50 * uninstall the hdmi-lpe-audio driver before uninstalling i915 module,
51 * otherwise we might run into use-after-free issues after i915 removes the
52 * platform device: even though hdmi-lpe-audio driver is released, the modules
77 #define HAS_LPE_AUDIO(dev_priv) ((dev_priv)->lpe_audio.platdev != NULL)
82 struct drm_device *dev = &dev_priv->drm; in lpe_audio_platdev_create()
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/display/rockchip/
Danalogix_dp-rockchip.txt5 - compatible: "rockchip,rk3288-dp",
6 "rockchip,rk3399-edp";
8 - reg: physical base address of the controller and length
10 - clocks: from common clock binding: handle to dp clock.
13 - clock-names: from common clock binding:
14 Required elements: "dp" "pclk"
16 - resets: Must contain an entry for each entry in reset-names.
19 - pinctrl-names: Names corresponding to the chip hotplug pinctrl states.
20 - pinctrl-0: pin-control mode. should be <&edp_hpd>
22 - reset-names: Must include the name "dp"
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/display/exynos/
Dexynos_dp.txt5 -dp-controller node
6 -dptx-phy node(defined inside dp-controller node)
8 For the DP-PHY initialization, we use the dptx-phy node.
9 Required properties for dptx-phy: deprecated, use phys and phy-names
10 -reg: deprecated
11 Base address of DP PHY register.
12 -samsung,enable-mask: deprecated
13 The bit-mask used to enable/disable DP PHY.
15 For the Panel initialization, we read data from dp-controller node.
16 Required properties for dp-controller:
[all …]
/kernel/linux/linux-5.10/arch/sparc/kernel/
Dprom_irqtrans.c1 // SPDX-License-Identifier: GPL-2.0
43 static unsigned int psycho_irq_build(struct device_node *dp, in psycho_irq_build() argument
73 static void __init psycho_irq_trans_init(struct device_node *dp) in psycho_irq_trans_init() argument
77 dp->irq_trans = prom_early_alloc(sizeof(struct of_irq_controller)); in psycho_irq_trans_init()
78 dp->irq_trans->irq_build = psycho_irq_build; in psycho_irq_trans_init()
80 regs = of_get_property(dp, "reg", NULL); in psycho_irq_trans_init()
81 dp->irq_trans->data = (void *) regs[2].phys_addr; in psycho_irq_trans_init()
107 /* When a device lives behind a bridge deeper in the PCI bus topology
111 * side of the non-APB bridge, then perform a read of Sabre's DMA
112 * write-sync register.
[all …]
Dof_device_64.c1 // SPDX-License-Identifier: GPL-2.0
5 #include <linux/dma-mapping.h>
20 unsigned long ret = res->start + offset; in of_ioremap()
23 if (res->flags & IORESOURCE_MEM) in of_ioremap()
36 if (res->flags & IORESOURCE_MEM) in of_iounmap()
56 * PCI bridge lacks a ranges property. We in of_bus_pci_match()
58 * parent as-is, not with the PCI translate in of_bus_pci_match()
113 /* Special exception, we can map a 64-bit address into in of_bus_pci_map()
114 * a 32-bit range. in of_bus_pci_map()
120 return -EINVAL; in of_bus_pci_map()
[all …]

1234