Home
last modified time | relevance | path

Searched +full:mips +full:- +full:cpc (Results 1 – 21 of 21) sorted by relevance

/kernel/linux/linux-5.10/Documentation/devicetree/bindings/power/
Dmti,mips-cpc.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/power/mti,mips-cpc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: MIPS Cluster Power Controller
10 Defines a location of the MIPS Cluster Power Controller registers.
13 - Paul Burton <paulburton@kernel.org>
17 const: mti,mips-cpc
22 used to map the MIPS CPC registers block.
26 - compatible
[all …]
/kernel/linux/linux-5.10/arch/mips/include/asm/
Dmips-cpc.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
4 * Author: Paul Burton <paul.burton@mips.com>
8 # error Please include asm/mips-cps.h rather than asm/mips-cpc.h
17 /* The base address of the CPC registers */
21 * mips_cpc_default_phys_base - retrieve the default physical base address of
22 * the CPC
26 * implemented per-platform.
31 * mips_cpc_probe - probe for a Cluster Power Controller
34 * a CPC is successfully detected, else -errno.
41 return -ENODEV; in mips_cpc_probe()
[all …]
Dmips-cps.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
4 * Author: Paul Burton <paul.burton@mips.com>
104 #include <asm/mips-cm.h>
105 #include <asm/mips-cpc.h>
106 #include <asm/mips-gic.h>
109 * mips_cps_numclusters - return the number of clusters present in the system
126 * mips_cps_cluster_config - return (GCR|CPC)_CONFIG from a cluster
148 * GCR_CONFIG via the redirect region, since the CPC is always in mips_cps_cluster_config()
160 * mips_cps_numcores - return the number of cores present in a cluster
176 * mips_cps_numiocu - return the number of IOCUs present in a cluster
[all …]
Dpm-cps.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
4 * Author: Paul Burton <paul.burton@mips.com>
11 * The CM & CPC can only handle coherence & power control on a per-core basis,
13 * enter or exit states requiring CM or CPC assistance in unison.
25 CPS_PM_NC_WAIT, /* MIPS wait instruction, non-coherent */
32 * cps_pm_support_state - determine whether the system supports a PM state
40 * cps_pm_enter_state - enter a PM state
43 * Enter the given PM state. If coupled_coherence is non-zero then it is
45 * each coupled CPU. Returns 0 on successful entry & exit, otherwise -errno.
Ddsemul.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
4 * Author: Paul Burton <paul.burton@mips.com>
24 * mips_dsemul() - 'Emulate' an instruction from a branch delay slot
30 * Emulate or execute an arbitrary MIPS instruction within the context of
41 * do_dsemulret() - Return from a delay slot 'emulation' frame
47 * passed as the cpc parameter to mips_dsemul().
61 * dsemul_thread_cleanup() - Cleanup thread 'emulation' frame
78 * dsemul_thread_rollback() - Rollback from an 'emulation' frame
99 * dsemul_mm_cleanup() - Cleanup per-mm delay slot 'emulation' state
103 * for delay slot 'emulation' book-keeping is freed. This is to be called
[all …]
Dmips-cm.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
4 * Author: Paul Burton <paul.burton@mips.com>
8 # error Please include asm/mips-cps.h rather than asm/mips-cm.h
21 /* The base address of the CM L2-only sync region */
25 * __mips_cm_phys_base - retrieve the physical base address of the CM
37 * mips_cm_is64 - determine CM register width
42 * or vice-versa. This variable indicates the width of the memory accesses
46 * It's set to 0 for 32-bit accesses and 1 for 64-bit accesses.
51 * mips_cm_error_report - Report CM cache errors
60 * mips_cm_probe - probe for a Coherence Manager
[all …]
/kernel/linux/linux-5.10/arch/mips/kernel/
Dmips-cpc.c1 // SPDX-License-Identifier: GPL-2.0-or-later
4 * Author: Paul Burton <paul.burton@mips.com>
13 #include <asm/mips-cps.h>
27 cpc_node = of_find_compatible_node(of_root, NULL, "mti,mips-cpc"); in mips_cpc_default_phys_base()
38 * mips_cpc_phys_base - retrieve the physical base address of the CPC
54 /* If the CPC is already enabled, leave it so */ in mips_cpc_phys_base()
64 /* Enable the CPC, mapped at the default address */ in mips_cpc_phys_base()
79 return -ENODEV; in mips_cpc_probe()
83 return -ENXIO; in mips_cpc_probe()
93 /* Systems with CM >= 3 lock the CPC via mips_cm_lock_other */ in mips_cpc_lock_other()
[all …]
Dpm-cps.c1 // SPDX-License-Identifier: GPL-2.0-or-later
4 * Author: Paul Burton <paul.burton@mips.com>
13 #include <asm/asm-offsets.h>
17 #include <asm/mips-cps.h>
20 #include <asm/pm-cps.h>
21 #include <asm/smp-cps.h>
25 * cps_nc_entry_fn - type of a generated non-coherent state entry function
27 * @nc_ready_count: pointer to a non-coherent mapping of the core ready_count
29 * The code entering & exiting non-coherent states is generated at runtime
32 * core-specific code particularly for cache routines. If coupled_coherence
[all …]
DMakefile1 # SPDX-License-Identifier: GPL-2.0
3 # Makefile for the Linux/MIPS kernel.
6 extra-y := head.o vmlinux.lds
8 obj-y += branch.o cmpxchg.o elf.o entry.o genex.o idle.o irq.o \
14 obj-y += cpu-r3k-probe.o
16 obj-y += cpu-probe.o
20 CFLAGS_REMOVE_ftrace.o = -pg
21 CFLAGS_REMOVE_early_printk.o = -pg
22 CFLAGS_REMOVE_perf_event.o = -pg
23 CFLAGS_REMOVE_perf_event_mipsxx.o = -pg
[all …]
Dmips-r2-to-r6-emul.c10 * MIPS R2 user space instruction emulator for MIPS R6
28 #include <asm/mips-r2-to-r6-emul.h>
65 pr_info("MIPS R2-to-R6 Emulator Enabled!"); in mipsr2emu_enable()
72 * mipsr6_emul - Emulate some frequent R2/R5/R6 instructions in delay slot
83 regs->regs[MIPSInst_RT(ir)] = in mipsr6_emul()
84 (s32)regs->regs[MIPSInst_RS(ir)] + in mipsr6_emul()
92 regs->regs[MIPSInst_RT(ir)] = in mipsr6_emul()
93 (s64)regs->regs[MIPSInst_RS(ir)] + in mipsr6_emul()
101 return -SIGFPE; in mipsr6_emul()
106 regs->regs[MIPSInst_RD(ir)] = in mipsr6_emul()
[all …]
Dsmp-cps.c1 // SPDX-License-Identifier: GPL-2.0-or-later
4 * Author: Paul Burton <paul.burton@mips.com>
17 #include <asm/mips-cps.h>
20 #include <asm/pm-cps.h>
22 #include <asm/smp-cps.h>
73 for (v = 0; v < min_t(int, core_vpes, NR_CPUS - nvpes); v++) { in cps_smp_setup()
112 /* If we have an FPU, enroll ourselves in the FPU-full mask */ in cps_smp_setup()
126 /* Detect whether the CCA is unsuited to multi-core SMP */ in cps_prepare_cpus()
131 /* The CCA is coherent, multi-core is fine */ in cps_prepare_cpus()
136 /* CCA is not coherent, multi-core is not usable */ in cps_prepare_cpus()
[all …]
Dmips-cm.c1 // SPDX-License-Identifier: GPL-2.0-or-later
4 * Author: Paul Burton <paul.burton@mips.com>
11 #include <asm/mips-cps.h>
20 "0x04", "cpc", "0x06", "0x07"
193 return (cmgcr & MIPS_CMGCRF_BASE) << (36 - 32); in __mips_cm_phys_base()
204 * If the L2-only sync region is already enabled then leave it at it's in __mips_cm_l2sync_phys_base()
223 /* L2-only sync was introduced with CM major revision 6 */ in mips_cm_probe_l2sync()
257 return -ENODEV; in mips_cm_probe()
261 return -ENXIO; in mips_cm_probe()
269 return -ENODEV; in mips_cm_probe()
[all …]
Dcps-vec.S1 /* SPDX-License-Identifier: GPL-2.0-or-later */
4 * Author: Paul Burton <paul.burton@mips.com>
9 #include <asm/asm-offsets.h>
49 * Set dest to non-zero if the core supports the MT ASE, else zero. If
64 * Set dest to non-zero if the core supports MIPSr6 multithreading
94 .section .text.cps-vec
162 /* Skip core-level init if we started up coherent */
166 /* Perform any further required core-level initialisation */
271 /* Set exclusive TC, non-active, master */
277 /* Set TC non-active, non-allocatable */
[all …]
/kernel/linux/linux-5.10/arch/mips/boot/dts/img/
Dboston.dts1 // SPDX-License-Identifier: GPL-2.0
2 /dts-v1/;
4 #include <dt-bindings/clock/boston-clock.h>
5 #include <dt-bindings/gpio/gpio.h>
6 #include <dt-bindings/interrupt-controller/irq.h>
7 #include <dt-bindings/interrupt-controller/mips-gic.h>
10 #address-cells = <1>;
11 #size-cells = <1>;
15 stdout-path = "uart0:115200";
23 #address-cells = <1>;
[all …]
/kernel/linux/linux-5.10/arch/mips/include/asm/mips-boards/
Dmalta.h1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * Carsten Langgaard, carstenl@mips.com
4 * Copyright (C) 2000 MIPS Technologies, Inc. All rights reserved.
6 * Defines of the Malta board specific address-MAP, registers, etc.
13 #include <asm/mips-boards/msc01_pci.h>
16 /* Mips interrupt controller found in SOCit variations */
55 * CPC Specific definitions
71 * Malta RTC-device indirect register access.
/kernel/linux/linux-5.10/drivers/staging/mt7621-dts/
Dmt7621.dtsi1 #include <dt-bindings/interrupt-controller/mips-gic.h>
2 #include <dt-bindings/gpio/gpio.h>
5 #address-cells = <1>;
6 #size-cells = <1>;
7 compatible = "mediatek,mt7621-soc";
11 compatible = "mips,mips1004Kc";
15 compatible = "mips,mips1004Kc";
20 #address-cells = <0>;
21 #interrupt-cells = <1>;
22 interrupt-controller;
[all …]
/kernel/linux/linux-5.10/drivers/clocksource/
Dmips-gic-timer.c6 * Copyright (C) 2012 MIPS Technologies, Inc. All rights reserved.
9 #define pr_fmt(fmt) "mips-gic-timer: " fmt
22 #include <asm/mips-cps.h>
59 int cpu = cpumask_first(evt->cpumask); in gic_next_event()
71 res = ((int)(gic_read_count() - cnt) >= 0) ? -ETIME : 0; in gic_next_event()
80 cd->event_handler(cd); in gic_compare_interrupt()
94 cd->name = "MIPS GIC"; in gic_clockevent_cpu_init()
95 cd->features = CLOCK_EVT_FEAT_ONESHOT | in gic_clockevent_cpu_init()
98 cd->rating = 350; in gic_clockevent_cpu_init()
99 cd->irq = gic_timer_irq; in gic_clockevent_cpu_init()
[all …]
/kernel/linux/linux-5.10/arch/mips/ralink/
Dmt7621.c1 // SPDX-License-Identifier: GPL-2.0-only
14 #include <asm/smp-ops.h>
15 #include <asm/mips-cps.h>
16 #include <asm/mach-ralink/ralink_regs.h>
17 #include <asm/mach-ralink/mt7621.h>
110 panic("Cannot detect cpc address"); in mips_cpc_default_phys_base()
115 rt_sysc_membase = plat_of_remap_node("mtk,mt7621-sysc"); in ralink_of_remap()
116 rt_memc_membase = plat_of_remap_node("mtk,mt7621-memc"); in ralink_of_remap()
131 soc_dev_attr->soc_id = "mt7621"; in soc_dev_init()
132 soc_dev_attr->family = "Ralink"; in soc_dev_init()
[all …]
/kernel/linux/linux-5.10/arch/mips/
DKconfig1 # SPDX-License-Identifier: GPL-2.0
2 config MIPS config
125 bool "Generic board-agnostic MIPS kernel"
212 Support for the Texas Instruments AR7 System-on-a-Chip
283 Build a generic DT-based kernel image that boots on select
284 BCM33xx cable modem chips, BCM63xx DSL chips, and BCM7xxx set-top
376 This enables support for DEC's MIPS based workstations. For details
377 see the Linux/MIPS FAQ on <http://www.linux-mips.org/> and the
378 DECstation porting pages on <http://decstation.unix-ag.org/>.
414 This a family of machines based on the MIPS R4030 chipset which was
[all …]
/kernel/linux/linux-5.10/
DMAINTAINERS9 -------------------------
30 ``diff -u`` to make the patch easy to merge. Be prepared to get your
40 See Documentation/process/coding-style.rst for guidance here.
46 See Documentation/process/submitting-patches.rst for details.
57 include a Signed-off-by: line. The current version of this
59 Documentation/process/submitting-patches.rst.
70 that the bug would present a short-term risk to other users if it
76 Documentation/admin-guide/security-bugs.rst for details.
81 ---------------------------------------------------
97 W: *Web-page* with status/info
[all …]
/kernel/linux/linux-5.10/drivers/block/
Dfloppy.c1 // SPDX-License-Identifier: GPL-2.0-only
11 * 02.12.91 - Changed to static variables to indicate need for reset
29 * call "floppy-on" directly, but have to set a special timer interrupt
34 * 28.02.92 - made track-buffering routines, based on the routines written
39 * Automatic floppy-detection and formatting written by Werner Almesberger
41 * the floppy-change signal detection.
45 * 1992/7/22 -- Hennus Bergman: Added better error reporting, fixed
49 * 1992/9/17: Added DMA allocation & DMA functions. -- hhb.
56 * modeled after the freeware MS-DOS program fdformat/88 V1.8 by
65 * 1993/4/29 -- Linus -- cleaned up the timer handling in the kernel, and
[all …]