Home
last modified time | relevance | path

Searched refs:BUFFER_BIT_STENCIL (Results 1 – 15 of 15) sorted by relevance

/third_party/mesa3d/src/mesa/drivers/dri/i915/
Dintel_clear.c128 if (mask & BUFFER_BIT_STENCIL) { in intelClear()
139 tri_mask |= BUFFER_BIT_STENCIL; in intelClear()
143 blit_mask |= BUFFER_BIT_STENCIL; in intelClear()
153 if (irb->tiling == I915_TILING_Y || tri_mask & BUFFER_BIT_STENCIL) in intelClear()
162 if (mask & (BUFFER_BIT_DEPTH | BUFFER_BIT_STENCIL)) { in intelClear()
Dintel_blit.c354 if (mask & BUFFER_BIT_STENCIL) { in intelClearWithBlit()
490 mask &= ~(BUFFER_BIT_DEPTH | BUFFER_BIT_STENCIL); in intelClearWithBlit()
/third_party/mesa3d/src/mesa/drivers/dri/nouveau/
Dnouveau_driver.c149 } else if (buf & (BUFFER_BIT_DEPTH | BUFFER_BIT_STENCIL)) { in nouveau_clear()
153 (buffers & BUFFER_BIT_STENCIL ? in nouveau_clear()
163 buffers &= ~(BUFFER_BIT_DEPTH | BUFFER_BIT_STENCIL); in nouveau_clear()
Dnv20_context.c74 if (buffers & (BUFFER_BIT_DEPTH | BUFFER_BIT_STENCIL)) { in nv20_clear()
80 if (buffers & BUFFER_BIT_STENCIL && ctx->Stencil.WriteMask[0]) in nv20_clear()
87 buffers &= ~(BUFFER_BIT_DEPTH | BUFFER_BIT_STENCIL); in nv20_clear()
Dnv10_context.c45 if (buffers & BUFFER_BIT_STENCIL) { in use_fast_zclear()
/third_party/mesa3d/src/mesa/swrast/
Ds_clear.c282 const GLbitfield BUFFER_DS = BUFFER_BIT_DEPTH | BUFFER_BIT_STENCIL; in _swrast_Clear()
292 BUFFER_BIT_STENCIL | in _swrast_Clear()
328 if (buffers & BUFFER_BIT_STENCIL) { in _swrast_Clear()
/third_party/mesa3d/src/mesa/drivers/dri/r200/
Dr200_ioctl.c61 BUFFER_BIT_DEPTH | BUFFER_BIT_STENCIL | in r200Clear()
/third_party/mesa3d/src/mesa/main/
Dclear.c216 bufferMask |= BUFFER_BIT_STENCIL; in clear()
385 ctx->Driver.Clear(ctx, BUFFER_BIT_STENCIL); in clear_bufferiv()
738 mask |= BUFFER_BIT_STENCIL; in clear_bufferfi()
Dmtypes.h124 #define BUFFER_BIT_STENCIL (1 << BUFFER_STENCIL) macro
152 #define BUFFER_BITS_DEPTH_STENCIL (BUFFER_BIT_DEPTH | BUFFER_BIT_STENCIL)
/third_party/mesa3d/src/mesa/drivers/dri/i965/
Dbrw_clear.c278 GLbitfield tri_mask = mask & (BUFFER_BIT_STENCIL | in brw_clear()
Dbrw_misc_state.c208 bool invalidate_stencil = clear_mask & BUFFER_BIT_STENCIL; in brw_workaround_depthstencil_alignment()
Dbrw_blorp.c1378 mask &= ~BUFFER_BIT_STENCIL; in brw_blorp_clear_depth_stencil()
1431 if (mask & BUFFER_BIT_STENCIL) { in brw_blorp_clear_depth_stencil()
/third_party/mesa3d/src/mesa/state_tracker/
Dst_cb_clear.c491 if (mask & BUFFER_BIT_STENCIL) { in st_Clear()
/third_party/mesa3d/src/mesa/drivers/dri/radeon/
Dradeon_ioctl.c383 BUFFER_BIT_DEPTH | BUFFER_BIT_STENCIL | in radeonClear()
/third_party/mesa3d/src/mesa/drivers/common/
Dmeta.c1762 if (buffers & BUFFER_BIT_STENCIL) { in meta_clear()