Home
last modified time | relevance | path

Searched refs:INTEL_MASK (Results 1 – 11 of 11) sorted by relevance

/third_party/mesa3d/src/mesa/drivers/dri/i965/
Dbrw_defines.h37 #define INTEL_MASK(high, low) (((1u<<((high)-(low)+1))-1)<<(low)) macro
46 #define GET_BITS(data, high, low) ((data & INTEL_MASK((high), (low))) >> (low))
261 #define BRW_SURFACE_FORMAT_MASK INTEL_MASK(26, 18)
267 #define BRW_SURFACE_TYPE_MASK INTEL_MASK(31, 29)
288 #define GFX8_SURFACE_MOCS_MASK INTEL_MASK(30, 24)
290 #define GFX8_SURFACE_QPITCH_MASK INTEL_MASK(14, 0)
294 #define BRW_SURFACE_HEIGHT_MASK INTEL_MASK(31, 19)
296 #define BRW_SURFACE_WIDTH_MASK INTEL_MASK(18, 6)
298 #define BRW_SURFACE_LOD_MASK INTEL_MASK(5, 2)
300 #define GFX7_SURFACE_HEIGHT_MASK INTEL_MASK(29, 16)
[all …]
/third_party/mesa3d/src/intel/perf/
Dintel_perf_regs.h27 #define INTEL_MASK(high, low) (((1u<<((high)-(low)+1))-1)<<(low)) macro
32 #define GFX7_RPSTAT1_CURR_GT_FREQ_MASK INTEL_MASK(13, 7)
34 #define GFX7_RPSTAT1_PREV_GT_FREQ_MASK INTEL_MASK(6, 0)
38 #define GFX9_RPSTAT0_CURR_GT_FREQ_MASK INTEL_MASK(31, 23)
40 #define GFX9_RPSTAT0_PREV_GT_FREQ_MASK INTEL_MASK(8, 0)
/third_party/mesa3d/src/intel/compiler/
Dbrw_nir.h192 #define BRW_NIR_FRAG_OUTPUT_INDEX_MASK INTEL_MASK(0, 0)
194 #define BRW_NIR_FRAG_OUTPUT_LOCATION_MASK INTEL_MASK(31, 1)
Dbrw_eu_defines.h43 #define INTEL_MASK(high, low) (((1u<<((high)-(low)+1))-1)<<(low)) macro
55 assert((fieldval & ~INTEL_MASK(high, low)) == 0); \
56 fieldval & INTEL_MASK(high, low); \
59 #define GET_BITS(data, high, low) ((data & INTEL_MASK((high), (low))) >> (low))
Dbrw_vec4_generator.cpp755 const int mask = ivb ? INTEL_MASK(22, 16) : INTEL_MASK(23, 17); in generate_tcs_get_instance_id()
1075 brw_imm_ud(ivb ? INTEL_MASK(15, 12) : INTEL_MASK(16, 13))); in generate_tcs_create_barrier_header()
Dbrw_fs_reg_allocate.cpp1035 brw_imm_ud(INTEL_MASK(31, 10))); in spill_reg()
Dbrw_fs_generator.cpp1597 brw_imm_ud(INTEL_MASK(3, 0))); in generate_scratch_header()
1606 brw_imm_ud(INTEL_MASK(31, 10))); in generate_scratch_header()
Dbrw_fs.cpp1697 brw_imm_ud(INTEL_MASK(31, 6))); in assign_curb_setup()
4887 brw_imm_ud(~INTEL_MASK(14, 11))); in lower_fb_read_logical_send()
5265 brw_imm_ud(INTEL_MASK(31, 5))); in lower_sampler_logical_send_gfx7()
5286 brw_imm_ud(INTEL_MASK(31, 5))); in lower_sampler_logical_send_gfx7()
9012 devinfo->ver >= 11 ? INTEL_MASK(22, 16) : INTEL_MASK(23, 17); in set_tcs_invocation_id()
Dbrw_fs_nir.cpp2869 brw_imm_ud(INTEL_MASK(30, 24))); in nir_emit_tcs_intrinsic()
2877 brw_imm_ud(INTEL_MASK(16, 13))); in nir_emit_tcs_intrinsic()
3832 brw_imm_ud(INTEL_MASK(7, 0))); in nir_emit_cs_intrinsic()
Dbrw_eu_emit.c2782 ((ex_desc.ud | ex_desc_imm) & INTEL_MASK(15, 12)) == 0)) { in brw_send_indirect_split_message()
/third_party/mesa3d/docs/relnotes/
D21.1.0.rst2732 - intel/fs: Use INTEL_MASK for pushish constant address masking