Home
last modified time | relevance | path

Searched refs:TGSI_WRITEMASK_ZW (Results 1 – 18 of 18) sorted by relevance

/third_party/mesa3d/src/gallium/auxiliary/vl/
Dvl_deint_filter.c107 ureg_MOV(shader, ureg_writemask(t_tex, TGSI_WRITEMASK_ZW), in create_copy_frag_shader()
110 ureg_MOV(shader, ureg_writemask(t_tex, TGSI_WRITEMASK_ZW), in create_copy_frag_shader()
162 ureg_MOV(shader, ureg_writemask(t_tex, TGSI_WRITEMASK_ZW), in create_deint_frag_shader()
Dvl_mc.c76 ureg_MOV(shader, ureg_writemask(o_vpos, TGSI_WRITEMASK_ZW), ureg_imm1f(shader, 1.0f)); in calc_position()
149 ureg_MUL(shader, ureg_writemask(o_vmv[i], TGSI_WRITEMASK_ZW), mv_scale, vmv[i]); in create_ref_vert_shader()
Dvl_matrix_filter.c114 ureg_MOV(shader, ureg_writemask(tmp, TGSI_WRITEMASK_ZW), in create_frag_shader()
Dvl_idct.c179 ureg_MOV(shader, ureg_writemask(o_vpos, TGSI_WRITEMASK_ZW), ureg_imm1f(shader, 1.0f)); in create_mismatch_vert_shader()
305 ureg_MOV(shader, ureg_writemask(o_vpos, TGSI_WRITEMASK_ZW), ureg_imm1f(shader, 1.0f)); in create_stage1_vert_shader()
Dvl_median_filter.c130 ureg_MOV(shader, ureg_writemask(t_array[i], TGSI_WRITEMASK_ZW), in create_frag_shader()
Dvl_bicubic_filter.c220 ureg_MOV(shader, ureg_writemask(t_array[i], TGSI_WRITEMASK_ZW), in create_frag_shader()
Dvl_zscan.c165 ureg_MOV(shader, ureg_writemask(o_vpos, TGSI_WRITEMASK_ZW), ureg_imm1f(shader, 1.0f)); in create_vert_shader()
/third_party/mesa3d/src/gallium/auxiliary/tgsi/
Dtgsi_util.c215 (write_mask & TGSI_WRITEMASK_ZW ? TGSI_WRITEMASK_Z : 0); in tgsi_util_get_inst_usage_mask()
Dtgsi_exec.c3524 if ((inst->Dst[0].Register.WriteMask & TGSI_WRITEMASK_ZW) == TGSI_WRITEMASK_ZW) { in exec_double_unary()
3558 if (wmask & TGSI_WRITEMASK_ZW) { in exec_double_binary()
3588 if ((inst->Dst[0].Register.WriteMask & TGSI_WRITEMASK_ZW) == TGSI_WRITEMASK_ZW) { in exec_double_trinary()
3614 if (wmask & TGSI_WRITEMASK_ZW) { in exec_dldexp()
3634 if ((inst->Dst[0].Register.WriteMask & TGSI_WRITEMASK_ZW) == TGSI_WRITEMASK_ZW) in exec_dfracexp()
3660 if (wmask & TGSI_WRITEMASK_ZW) { in exec_arg0_64_arg1_32()
4330 if ((inst->Dst[0].Register.WriteMask & TGSI_WRITEMASK_ZW) == TGSI_WRITEMASK_ZW) { in exec_t_2_64()
/third_party/mesa3d/src/mesa/state_tracker/
Dst_cb_drawpixels_shader.c181 inst.Dst[0].Register.WriteMask = TGSI_WRITEMASK_ZW; in transform_instr()
Dst_glsl_to_tgsi.cpp6745 tgsi_usage_mask = TGSI_WRITEMASK_ZW; in st_translate_program()
6813 tgsi_usage_mask = TGSI_WRITEMASK_ZW; in st_translate_program()
/third_party/mesa3d/src/gallium/include/pipe/
Dp_shader_tokens.h95 #define TGSI_WRITEMASK_ZW 0x0C macro
/third_party/mesa3d/src/gallium/drivers/nouveau/nv50/
Dnv50_surface.c1015 mask &= ~TGSI_WRITEMASK_ZW; in nv50_blitter_make_fp()
/third_party/mesa3d/src/gallium/auxiliary/nir/
Dnir_to_tgsi.c165 tgsi_usage_mask |= TGSI_WRITEMASK_ZW; in ntt_tgsi_usage_mask()
/third_party/mesa3d/src/gallium/drivers/svga/
Dsvga_tgsi_insn.c3194 writemask(depth, TGSI_WRITEMASK_ZW), in emit_vs_postamble()
Dsvga_tgsi_vgpu10.c8681 writemask == TGSI_WRITEMASK_ZW); in check_double_dst_writemask()
/third_party/mesa3d/src/gallium/frontends/nine/
Dnine_ff.c691 …ureg_MOV(ureg, ureg_writemask(input_coord, TGSI_WRITEMASK_ZW), ureg_imm4f(ureg, 0.0f, 0.0f, 0.0f, … in nine_ff_build_vs()
/third_party/mesa3d/src/gallium/drivers/r600/
Dr600_shader.c5111 inst->Dst[0].Register.WriteMask == TGSI_WRITEMASK_ZW); in cayman_emit_double_instr()
5229 inst->Dst[0].Register.WriteMask == TGSI_WRITEMASK_ZW); in cayman_mul_double_instr()
5282 inst->Dst[0].Register.WriteMask == TGSI_WRITEMASK_ZW); in cayman_ddiv_instr()