Home
last modified time | relevance | path

Searched refs:is_baytrail (Results 1 – 18 of 18) sorted by relevance

/third_party/mesa3d/src/mesa/drivers/dri/i965/
Dgfx7_l3_state.c139 const bool urb_low_bw = has_slm && !devinfo->is_baytrail; in setup_l3_config()
143 const unsigned n0_urb = (devinfo->is_baytrail ? 32 : 0); in setup_l3_config()
152 devinfo->is_baytrail ? VLV_L3SQCREG1_SQGHPCI_DEFAULT : in setup_l3_config()
Dgfx7_urb.c175 if (devinfo->verx10 <= 70 && !devinfo->is_baytrail) in gfx7_emit_push_constant_state()
254 if (devinfo->verx10 == 70 && !devinfo->is_baytrail) in gfx7_upload_urb()
Dbrw_extensions.c297 if (devinfo->verx10 >= 75 || devinfo->is_baytrail) { in brw_init_extensions()
305 if (devinfo->ver >= 8 || devinfo->is_baytrail) { in brw_init_extensions()
Dbrw_mipmap_tree.h723 return devinfo->ver < 8 && !devinfo->is_baytrail && is_etc; in brw_miptree_needs_fake_etc()
Dbrw_draw_upload.c257 devinfo->verx10 <= 70 && !devinfo->is_baytrail; in brw_get_vertex_surface_type()
DgenX_state_upload.c586 (GFX_VERx10 < 75 && !devinfo->is_baytrail) * 2; in genX()
3095 if (GFX_VERx10 == 70 && !devinfo->is_baytrail &&
Dbrw_mipmap_tree.c203 if (devinfo->ver >= 8 || devinfo->is_baytrail) in brw_lower_compressed_format()
/third_party/mesa3d/src/intel/common/
Dintel_l3_config.c168 return (devinfo->is_baytrail ? &vlv_l3_list : &ivb_l3_list); in get_l3_list()
272 w.w[INTEL_L3P_RO] = devinfo->is_baytrail ? 0.5 : 1.0; in intel_get_default_l3_weights()
/third_party/mesa3d/src/intel/dev/
Dintel_device_info.h60 bool is_baytrail; member
Dintel_device_info.c283 GFX7_FEATURES, .is_baytrail = true, .gt = 1,
/third_party/mesa3d/src/intel/vulkan/
DgenX_state.c417 const bool urb_low_bw = cfg->n[INTEL_L3P_SLM] && !devinfo->is_baytrail; in genX()
421 const unsigned n0_urb = devinfo->is_baytrail ? 32 : 0; in genX()
433 devinfo->is_baytrail ? BYT_SQGPCI_DEFAULT : SQGPCI_DEFAULT; in genX()
Danv_device.c774 } else if (devinfo.ver == 7 && !devinfo.is_baytrail) { in anv_physical_device_try_create()
776 } else if (devinfo.ver == 7 && devinfo.is_baytrail) { in anv_physical_device_try_create()
1282 pdevice->info.is_baytrail, in anv_GetPhysicalDeviceFeatures()
DgenX_pipeline.c2574 if (!device->info.is_haswell && !device->info.is_baytrail)
/third_party/mesa3d/src/intel/compiler/
Dbrw_nir_lower_storage_image.c203 if (devinfo->ver < 8 && !devinfo->is_baytrail) { in image_address()
Dbrw_vec4_generator.cpp741 const bool ivb = devinfo->is_ivybridge || devinfo->is_baytrail; in generate_tcs_get_instance_id()
1061 const bool ivb = devinfo->is_ivybridge || devinfo->is_baytrail; in generate_tcs_create_barrier_header()
/third_party/mesa3d/src/intel/isl/
Disl.h88 #define ISL_DEV_IS_BAYTRAIL(__dev) ((__dev)->info->is_baytrail)
Disl_format.c716 if (devinfo->is_baytrail) { in isl_format_supports_sampling()
777 if (devinfo->is_baytrail) in isl_format_supports_vertex_fetch()
/third_party/mesa3d/src/gallium/drivers/crocus/
Dcrocus_state.c1129 const bool urb_low_bw = has_slm && !devinfo->is_baytrail; in setup_l3_config()
1133 const unsigned n0_urb = (devinfo->is_baytrail ? 32 : 0); in setup_l3_config()
1147 devinfo->is_baytrail ? BYT_SQGPCI_DEFAULT : SQGPCI_DEFAULT; in setup_l3_config()
1352 if (!(GFX_VERx10 == 75) && !batch->screen->devinfo.is_baytrail) in crocus_alloc_push_constants()
3667 (GFX_VERx10 < 75 && !screen->devinfo.is_baytrail) * 2; in crocus_set_vertex_buffers()
5727 if (!(GFX_VERx10 == 75) && !batch->screen->devinfo.is_baytrail) in emit_push_constant_packets()
6106 if (GFX_VERx10 < 75 && !devinfo->is_baytrail)