Home
last modified time | relevance | path

Searched refs:src_idx (Results 1 – 25 of 50) sorted by relevance

12

/third_party/mindspore/mindspore/lite/examples/runtime_gpu_extend/src/
Dcustom_common.cc49 for (int n = 0, src_idx = 0; n < tensor.N; n++) { in PackNHWCToNHWC4() local
52 for (int c = 0; c < tensor.C; ++c, ++src_idx) { in PackNHWCToNHWC4()
55 dst_int32[dst_idx] = src_int32[src_idx]; in PackNHWCToNHWC4()
57 … dst_fp16[dst_idx] = src_is_fp16 ? src_fp16[src_idx] : static_cast<float16_t>(src_fp32[src_idx]); in PackNHWCToNHWC4()
59 … dst_fp32[dst_idx] = src_is_fp16 ? static_cast<float32_t>(src_fp16[src_idx]) : src_fp32[src_idx]; in PackNHWCToNHWC4()
/third_party/mesa3d/src/gallium/auxiliary/tgsi/
Dtgsi_util.c112 unsigned src_idx) in tgsi_util_get_inst_usage_mask() argument
114 const struct tgsi_full_src_register *src = &inst->Src[src_idx]; in tgsi_util_get_inst_usage_mask()
159 if (src_idx == 0) in tgsi_util_get_inst_usage_mask()
203 if (src_idx == 0) in tgsi_util_get_inst_usage_mask()
210 if (src_idx == 0) { in tgsi_util_get_inst_usage_mask()
220 if (src_idx == 0) in tgsi_util_get_inst_usage_mask()
264 switch (src_idx) { in tgsi_util_get_inst_usage_mask()
300 if (src_idx == 0) { in tgsi_util_get_inst_usage_mask()
309 if (src_idx == 0) { in tgsi_util_get_inst_usage_mask()
328 if (src_idx == 0) { in tgsi_util_get_inst_usage_mask()
[all …]
Dtgsi_info.c251 tgsi_opcode_infer_src_type(enum tgsi_opcode opcode, uint src_idx) in tgsi_opcode_infer_src_type() argument
253 if (src_idx == 1 && in tgsi_opcode_infer_src_type()
257 if (src_idx == 1 && in tgsi_opcode_infer_src_type()
261 if (src_idx == 0 && in tgsi_opcode_infer_src_type()
265 if (src_idx == 1 && in tgsi_opcode_infer_src_type()
Dtgsi_info.h114 tgsi_opcode_infer_src_type(enum tgsi_opcode opcode, uint src_idx);
Dtgsi_util.h62 unsigned src_idx);
/third_party/mesa3d/src/broadcom/compiler/
Dv3d40_tex.c85 unsigned src_idx, in handle_tex_src() argument
97 switch (instr->src[src_idx].src_type) { in handle_tex_src()
100 s = ntq_get_src(c, instr->src[src_idx].src, 0); in handle_tex_src()
108 ntq_get_src(c, instr->src[src_idx].src, 1); in handle_tex_src()
115 ntq_get_src(c, instr->src[src_idx].src, 2); in handle_tex_src()
122 ntq_get_src(c, instr->src[src_idx].src, in handle_tex_src()
130 struct qreg src = ntq_get_src(c, instr->src[src_idx].src, 0); in handle_tex_src()
136 struct qreg src = ntq_get_src(c, instr->src[src_idx].src, 0); in handle_tex_src()
154 struct qreg src = ntq_get_src(c, instr->src[src_idx].src, 0); in handle_tex_src()
160 bool is_const_offset = nir_src_is_const(instr->src[src_idx].src); in handle_tex_src()
[all …]
/third_party/mesa3d/src/gallium/drivers/r300/compiler/
Dradeon_inline_literals.c96 unsigned src_idx; in rc_inline_literals() local
106 for (src_idx = 0; src_idx < info->NumSrcRegs; src_idx++) { in rc_inline_literals()
112 &inst->U.I.SrcReg[src_idx]; in rc_inline_literals()
Dradeon_compiler_util.h79 unsigned int src_idx,
Dradeon_pair_schedule.c326 unsigned src_idx; in calc_score_r300() local
340 for (src_idx = 0; src_idx < 4; src_idx++) { in calc_score_r300()
341 sinst->Score += sinst->Instruction->U.P.RGB.Src[src_idx].Used + in calc_score_r300()
342 sinst->Instruction->U.P.Alpha.Src[src_idx].Used; in calc_score_r300()
/third_party/mesa3d/src/mesa/state_tracker/tests/
Dst_tests_common.cpp200 st_src_reg FakeCodeline::create_src_register(int src_idx) in create_src_register() argument
202 return create_src_register(src_idx, in create_src_register()
203 src_idx < 0 ? PROGRAM_INPUT : PROGRAM_TEMPORARY); in create_src_register()
228 st_src_reg FakeCodeline::create_src_register(int src_idx, const char *sw) in create_src_register() argument
230 st_src_reg result = create_src_register(src_idx); in create_src_register()
235 st_src_reg FakeCodeline::create_src_register(int src_idx, gl_register_file file) in create_src_register() argument
239 retval.index = src_idx >= 0 ? src_idx : 1 - src_idx; in create_src_register()
242 if (max_temp_id < src_idx) in create_src_register()
243 max_temp_id = src_idx; in create_src_register()
308 int src_idx = std::get<0>(src); in create_src_register() local
[all …]
Dst_tests_common.h76 st_src_reg create_src_register(int src_idx);
77 st_src_reg create_src_register(int src_idx, const char *swizzle);
78 st_src_reg create_src_register(int src_idx, gl_register_file file);
/third_party/mindspore/mindspore/lite/src/runtime/kernel/opencl/
Dutils.cc216 for (int n = 0, src_idx = 0; n < tensor.N; n++) { in PackNHWCToNHWC4() local
219 for (int c = 0; c < tensor.C; ++c, ++src_idx) { in PackNHWCToNHWC4()
222 dst_int32[dst_idx] = src_int32[src_idx]; in PackNHWCToNHWC4()
224 … dst_fp16[dst_idx] = src_is_fp16 ? src_fp16[src_idx] : static_cast<float16_t>(src_fp32[src_idx]); in PackNHWCToNHWC4()
226 … dst_fp32[dst_idx] = src_is_fp16 ? static_cast<float32_t>(src_fp16[src_idx]) : src_fp32[src_idx]; in PackNHWCToNHWC4()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/WebAssembly/
DWebAssemblyInstrBulkMemory.td56 BULK_I<(outs), (ins i32imm_op:$src_idx, i32imm_op:$dst_idx,
58 (outs), (ins i32imm_op:$src_idx, i32imm_op:$dst_idx),
59 [(wasm_memcpy (i32 imm:$src_idx), (i32 imm:$dst_idx),
62 "memory.copy\t$src_idx, $dst_idx, $dst, $src, $len",
63 "memory.copy\t$src_idx, $dst_idx", 0x0a>;
/third_party/mesa3d/src/intel/compiler/
Dbrw_fs_combine_constants.cpp216 const fs_inst *inst, uint32_t src_idx, in get_constant_value() argument
220 const fs_reg *src = &inst->src[src_idx]; in get_constant_value()
377 unsigned src_idx) in can_promote_src_as_imm() argument
382 if (src_idx != 0) in can_promote_src_as_imm()
391 switch (inst->src[src_idx].type) { in can_promote_src_as_imm()
394 if (representable_as_hf(inst->src[src_idx].f, &hf)) { in can_promote_src_as_imm()
395 inst->src[src_idx] = retype(brw_imm_uw(hf), BRW_REGISTER_TYPE_HF); in can_promote_src_as_imm()
402 if (representable_as_w(inst->src[src_idx].d, &w)) { in can_promote_src_as_imm()
403 inst->src[src_idx] = brw_imm_w(w); in can_promote_src_as_imm()
410 if (representable_as_uw(inst->src[src_idx].ud, &uw)) { in can_promote_src_as_imm()
[all …]
Dbrw_nir.c1383 unsigned src_idx; in brw_aop_for_nir_intrinsic() local
1387 src_idx = 3; in brw_aop_for_nir_intrinsic()
1390 src_idx = 2; in brw_aop_for_nir_intrinsic()
1394 src_idx = 1; in brw_aop_for_nir_intrinsic()
1400 if (nir_src_is_const(atomic->src[src_idx])) { in brw_aop_for_nir_intrinsic()
1401 int64_t add_val = nir_src_as_int(atomic->src[src_idx]); in brw_aop_for_nir_intrinsic()
/third_party/mesa3d/src/compiler/nir/
Dnir_move_vec_src_uses_to_dest.c145 unsigned src_idx = use_alu_src - use_alu->src; in move_vec_src_uses_to_dest_block() local
146 assert(src_idx < nir_op_infos[use_alu->op].num_inputs); in move_vec_src_uses_to_dest_block()
150 if (!nir_alu_instr_channel_used(use_alu, src_idx, j)) in move_vec_src_uses_to_dest_block()
169 if (!nir_alu_instr_channel_used(use_alu, src_idx, j)) in move_vec_src_uses_to_dest_block()
Dnir_lower_samplers.c31 nir_tex_instr *instr, unsigned src_idx) in lower_tex_src_to_offset() argument
36 nir_tex_src *src = &instr->src[src_idx]; in lower_tex_src_to_offset()
107 nir_tex_instr_remove_src(instr, src_idx); in lower_tex_src_to_offset()
Dnir_opt_copy_propagate.c88 unsigned src_idx = src - user->src; in copy_propagate_alu() local
89 assert(src_idx < nir_op_infos[user->op].num_inputs); in copy_propagate_alu()
90 unsigned num_comp = nir_ssa_alu_instr_src_components(user, src_idx); in copy_propagate_alu()
Dnir_range_analysis.c1698 unsigned src_idx = container_of(src, nir_alu_src, src) - use_alu->src; in ssa_def_bits_used() local
1734 if (src_idx == 0 && nir_src_is_const(use_alu->src[1].src)) { in ssa_def_bits_used()
1745 if (src_idx == 0 && nir_src_is_const(use_alu->src[1].src)) { in ssa_def_bits_used()
1757 if (src_idx == 1) { in ssa_def_bits_used()
1765 assert(src_idx < 2); in ssa_def_bits_used()
1766 if (nir_src_is_const(use_alu->src[1 - src_idx].src)) { in ssa_def_bits_used()
1767 uint64_t u64 = nir_src_comp_as_uint(use_alu->src[1 - src_idx].src, in ssa_def_bits_used()
1768 use_alu->src[1 - src_idx].swizzle[0]); in ssa_def_bits_used()
1776 assert(src_idx < 2); in ssa_def_bits_used()
1777 if (nir_src_is_const(use_alu->src[1 - src_idx].src)) { in ssa_def_bits_used()
[all …]
Dnir_from_ssa.c716 int src_idx = -1; in resolve_parallel_copy() local
719 src_idx = i; in resolve_parallel_copy()
721 if (src_idx < 0) { in resolve_parallel_copy()
722 src_idx = num_vals++; in resolve_parallel_copy()
723 values[src_idx] = entry->src; in resolve_parallel_copy()
745 loc[src_idx] = src_idx; in resolve_parallel_copy()
746 pred[dest_idx] = src_idx; in resolve_parallel_copy()
/third_party/mesa3d/src/panfrost/midgard/
Dmidgard_print.c112 mir_print_embedded_constant(midgard_instruction *ins, unsigned src_idx) in mir_print_embedded_constant() argument
114 assert(src_idx <= 1); in mir_print_embedded_constant()
117 unsigned sz = nir_alu_type_get_type_size(ins->src_types[src_idx]); in mir_print_embedded_constant()
119 unsigned mod = mir_pack_mod(ins, src_idx, false); in mir_print_embedded_constant()
120 unsigned *swizzle = ins->swizzle[src_idx]; in mir_print_embedded_constant()
/third_party/mindspore/mindspore/ccsrc/common/
Dtrans.cc37 inline void SetData(size_t size, bool pad_zero, size_t src_idx, size_t dst_idx, const FormatArgs &a… in SetData() argument
40 …cast<uint8_t *>(result)[dst_idx] = pad_zero ? 0 : static_cast<const uint8_t *>(args.data)[src_idx]; in SetData()
43 …st<uint16_t *>(result)[dst_idx] = pad_zero ? 0 : static_cast<const uint16_t *>(args.data)[src_idx]; in SetData()
46 …st<uint32_t *>(result)[dst_idx] = pad_zero ? 0 : static_cast<const uint32_t *>(args.data)[src_idx]; in SetData()
49 …st<uint64_t *>(result)[dst_idx] = pad_zero ? 0 : static_cast<const uint64_t *>(args.data)[src_idx]; in SetData()
1181 auto src_idx = ni * c * h * w + ci * h * w + hi * w + wi; in NchwTo4D() local
1188 SetData(size, false, src_idx, dst_idx, args, result); in NchwTo4D()
1214 size_t src_idx = 0; in ToNchw() local
1216 src_idx = ni * h * w * c + hi * w * c + wi * c + ci; in ToNchw()
1218 src_idx = hi * w * c * n + wi * c * n + ci * n + ni; in ToNchw()
[all …]
/third_party/mindspore/mindspore/lite/test/ut/src/registry/
Dregistry_gpu_custom_op_test.cc356 for (int n = 0, src_idx = 0; n < tensor.N; n++) { in PackNHWCToNHWC4() local
359 for (int c = 0; c < tensor.C; ++c, ++src_idx) { in PackNHWCToNHWC4()
362 dst_int32[dst_idx] = src_int32[src_idx]; in PackNHWCToNHWC4()
364 … dst_fp16[dst_idx] = src_is_fp16 ? src_fp16[src_idx] : static_cast<float16_t>(src_fp32[src_idx]); in PackNHWCToNHWC4()
366 … dst_fp32[dst_idx] = src_is_fp16 ? static_cast<float32_t>(src_fp16[src_idx]) : src_fp32[src_idx]; in PackNHWCToNHWC4()
/third_party/ffmpeg/libavcodec/
Dhevc_filter.c359 int src_idx, pos; in sao_filter_CTB() local
366 src_idx = (CTB(s->sao, x_ctb-1, y_ctb-1).type_idx[c_idx] == in sao_filter_CTB()
368 copy_pixel(dst1, src1[src_idx], sh); in sao_filter_CTB()
371 src_idx = (CTB(s->sao, x_ctb, y_ctb-1).type_idx[c_idx] == in sao_filter_CTB()
373 memcpy(dst1 + pos, src1[src_idx] + pos, width << sh); in sao_filter_CTB()
376 src_idx = (CTB(s->sao, x_ctb+1, y_ctb-1).type_idx[c_idx] == in sao_filter_CTB()
378 copy_pixel(dst1 + pos, src1[src_idx] + pos, sh); in sao_filter_CTB()
386 int src_idx, pos; in sao_filter_CTB() local
393 src_idx = (CTB(s->sao, x_ctb-1, y_ctb+1).type_idx[c_idx] == in sao_filter_CTB()
395 copy_pixel(dst1, src1[src_idx], sh); in sao_filter_CTB()
[all …]
/third_party/mindspore/mindspore/lite/src/runtime/kernel/opencl/kernel/
Dconv2d.cc288 for (size_t co = 0, src_idx = 0; co < CO; ++co) { in ConvertFilter() local
291 for (size_t ci = 0; ci < CI; ++ci, ++src_idx) { in ConvertFilter()
310 … dst_fp16[dst_idx] = src_is_fp16 ? src_fp16[src_idx] : static_cast<float16_t>(src_fp32[src_idx]); in ConvertFilter()
312 … dst_fp32[dst_idx] = src_is_fp16 ? static_cast<float32_t>(src_fp16[src_idx]) : src_fp32[src_idx]; in ConvertFilter()

12