Home
last modified time | relevance | path

Searched +full:data +full:- +full:enable +full:- +full:active (Results 1 – 25 of 1096) sorted by relevance

12345678910>>...44

/kernel/linux/linux-5.10/drivers/media/platform/
Dvia-camera.h1 /* SPDX-License-Identifier: GPL-2.0 */
6 #define VCR_IC_EAV 0x0001 /* End of active video status */
8 #define VCR_IC_FBOTFLD 0x0004 /* "flipping" Bottom field is active */
9 #define VCR_IC_ACTBUF 0x0018 /* Active video buffer */
10 #define VCR_IC_VSYNC 0x0020 /* 0 = VB, 1 = active video */
11 #define VCR_IC_BOTFLD 0x0040 /* Bottom field is active */
13 #define VCR_IC_INTEN 0x0100 /* End of active video int. enable */
14 #define VCR_IC_VBIINT 0x0200 /* End of VBI int enable */
18 #define VCR_TSC_ENABLE 0x000001 /* Transport stream input enable */
20 #define VCR_TSC_METHOD 0x00000c /* DMA method (non-functional) */
[all …]
/kernel/linux/linux-5.10/drivers/soc/qcom/
Drpmh-rsc.c1 // SPDX-License-Identifier: GPL-2.0
3 * Copyright (c) 2016-2018, The Linux Foundation. All rights reserved.
24 #include <soc/qcom/cmd-db.h>
26 #include <dt-bindings/soc/qcom,rpmh-rsc.h>
28 #include "rpmh-internal.h"
31 #include "trace-rpmh.h"
91 * - The main rpmh-rsc address is the base of a register space that can
93 * (DRV_PRNT_CHLD_CONFIG). Also found within the rpmh-rsc register
95 * specified in the device tree by "qcom,tcs-offset" and used to
97 * - TCS blocks come one after another. Type, count, and order are
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/display/panel/
Dpanel-timing.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/display/panel/panel-timing.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Thierry Reding <thierry.reding@gmail.com>
11 - Sam Ravnborg <sam@ravnborg.org>
14 There are different ways of describing the timing data of a panel. The
20 +----------+-------------------------------------+----------+-------+
24 +----------#######################################----------+-------+
29 |<-------->#<-------+--------------------------->#<-------->|<----->|
[all …]
Dpanel-common.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/display/panel/panel-common.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Thierry Reding <thierry.reding@gmail.com>
11 - Laurent Pinchart <laurent.pinchart+renesas@ideasonboard.com>
24 width-mm:
29 height-mm:
43 non-descriptive information. For instance an LCD panel in a system that
55 panel-timing:
[all …]
/kernel/linux/linux-5.10/arch/arm/mach-pxa/
Dregs-u2d.h1 /* SPDX-License-Identifier: GPL-2.0 */
13 #define U2DCR_SPEOREN (1 << 27) /* Short Packet EOR INTR generation Enable */
20 #define U2DCR_SMAC (1 << 17) /* Switch Endpoint Memory to Active Configuration */
21 #define U2DCR_DWRE (1 << 16) /* Device Remote Wake-up Feature */
22 #define U2DCR_ACN (0xf << 12) /* Active U2D Configuration Number */
23 #define U2DCR_AIN (0xf << 8) /* Active U2D Interface Number */
24 #define U2DCR_AAISN (0xf << 4) /* Active U2D Alternate Interface Setting Number */
27 #define U2DCR_UDA (1 << 1) /* U2D Active */
28 #define U2DCR_UDE (1 << 0) /* U2D Enable */
32 #define U2DINT_CC (1 << 31) /* Interrupt - Configuration Change */
[all …]
Dpxa27x-udc.h1 /* SPDX-License-Identifier: GPL-2.0 */
10 #define UDCCR_OEN (1 << 31) /* On-the-Go Enable */
11 #define UDCCR_AALTHNP (1 << 30) /* A-device Alternate Host Negotiation
13 #define UDCCR_AHNP (1 << 29) /* A-device Host Negotiation Protocol
15 #define UDCCR_BHNP (1 << 28) /* B-device Host Negotiation Protocol
16 Enable */
17 #define UDCCR_DWRE (1 << 16) /* Device Remote Wake-up Enable */
18 #define UDCCR_ACN (0x03 << 11) /* Active UDC configuration Number */
20 #define UDCCR_AIN (0x07 << 8) /* Active UDC interface Number */
22 #define UDCCR_AAISN (0x07 << 5) /* Active UDC Alternate Interface
[all …]
/kernel/linux/linux-5.10/drivers/media/platform/omap3isp/
Domap3isp.h1 /* SPDX-License-Identifier: GPL-2.0-only */
5 * TI OMAP3 ISP - Bus Configuration
25 * struct isp_parallel_cfg - Parallel interface configuration
26 * @data_lane_shift: Data lane shifter
27 * 0 - CAMEXT[13:0] -> CAM[13:0]
28 * 2 - CAMEXT[13:2] -> CAM[11:0]
29 * 4 - CAMEXT[13:4] -> CAM[9:0]
30 * 6 - CAMEXT[13:6] -> CAM[7:0]
32 * 0 - Sample on rising edge, 1 - Sample on falling edge
34 * 0 - Active high, 1 - Active low
[all …]
Disppreview.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * TI OMAP3 ISP driver - Preview module
26 { /* RGB-RGB Matrix */
38 {-38, -75, 112},
39 {112, -94 , -18}
85 * -------------------------------------------------------------
125 * Default Gamma Correction Table - All components
146 * preview_config_luma_enhancement - Configure the Luminance Enhancement table
153 const struct omap3isp_prev_luma *yt = &params->luma; in preview_config_luma_enhancement()
159 isp_reg_writel(isp, yt->table[i], in preview_config_luma_enhancement()
[all …]
/kernel/linux/linux-5.10/drivers/media/i2c/
Dtvp5150_reg.h1 /* SPDX-License-Identifier: GPL-2.0 */
4 * tvp5150 - Texas Instruments TVP5150A/AM1 video decoder registers
33 #define TVP5150_DATA_RATE_SEL 0x0d /* Outputs and data rates select */
39 #define TVP5150_ACT_VD_CROP_ST_MSB 0x11 /* Active video cropping start MSB */
40 #define TVP5150_ACT_VD_CROP_ST_LSB 0x12 /* Active video cropping start LSB */
41 #define TVP5150_ACT_VD_CROP_STP_MSB 0x13 /* Active video cropping stop MSB */
42 #define TVP5150_ACT_VD_CROP_STP_LSB 0x14 /* Active video cropping stop LSB */
53 #define TVP5150_INT_ENABLE_REG_B 0x1d /* Interrupt enable register B */
56 /* Reserved 1Fh-27h */
75 /* Reserved 29h-2bh */
[all …]
/kernel/linux/linux-5.10/drivers/gpio/
Dgpio-pcie-idio-24.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * GPIO driver for the ACCES PCIe-IDIO-24 family
15 * This driver supports the following ACCES devices: PCIe-IDIO-24,
16 * PCIe-IDI-24, PCIe-IDO-24, and PCIe-IDIO-12.
35 * 0: Enable Interrupt Sources (Bit 0)
36 * 1: Enable Interrupt Sources (Bit 1)
38 * 3: Mailbox Interrupt Enable
39 * 4: Power Management Interrupt Enable
41 * 6: Slave Read Local Data Parity Check Error Enable
42 * 7: Slave Read Local Data Parity Check Error Status
[all …]
/kernel/linux/linux-5.10/drivers/net/phy/
Ddp83640_reg.h1 /* SPDX-License-Identifier: GPL-2.0 */
13 #define PTP_TDR 0x0015 /* PTP Time Data Register */
20 #define PTP_TXTS 0x001c /* PTP Transmit Timestamp Register, in four 16-bit reads */
21 #define PTP_RXTS 0x001d /* PTP Receive Timestamp Register, in six? 16-bit reads */
23 #define PTP_EDATA 0x001f /* PTP Event Data Register */
54 #define BC_WRITE (1<<11) /* Broadcast Write Enable */
60 #define TRIG_EN (1<<8) /* Enable PTP Trigger */
66 #define PTP_ENABLE (1<<2) /* Enable PTP Clock */
75 #define TXTS_IE (1<<3) /* Transmit Timestamp Interrupt Enable */
76 #define RXTS_IE (1<<2) /* Receive Timestamp Interrupt Enable */
[all …]
/kernel/linux/linux-5.10/include/linux/platform_data/
Dadp5588.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
5 * Copyright 2009-2010 Analog Devices Inc.
31 #define GPIO_DAT_STAT1 0x14 /* GPIO Data Status, Read twice to clear */
32 #define GPIO_DAT_STAT2 0x15 /* GPIO Data Status, Read twice to clear */
33 #define GPIO_DAT_STAT3 0x16 /* GPIO Data Status, Read twice to clear */
34 #define GPIO_DAT_OUT1 0x17 /* GPIO DATA OUT */
35 #define GPIO_DAT_OUT2 0x18 /* GPIO DATA OUT */
36 #define GPIO_DAT_OUT3 0x19 /* GPIO DATA OUT */
37 #define GPIO_INT_EN1 0x1A /* GPIO Interrupt Enable */
38 #define GPIO_INT_EN2 0x1B /* GPIO Interrupt Enable */
[all …]
/kernel/linux/linux-5.10/arch/arm/boot/dts/
Dimx6-logicpd-baseboard.dtsi1 // SPDX-License-Identifier: GPL-2.0
7 compatible = "gpio-keys";
13 debounce-interval = <10>;
14 wakeup-source;
21 debounce-interval = <10>;
22 wakeup-source;
29 debounce-interval = <10>;
30 wakeup-source;
37 debounce-interval = <10>;
38 wakeup-source;
[all …]
Dimx53-tx53-x13x.dts2 * Copyright 2013-2017 Lothar Waßmann <LW@KARO-electronics.de>
4 * This file is dual-licensed: you can use it either under the terms
44 * http://www.opensource.org/licenses/gpl-license.html
48 /dts-v1/;
49 #include "imx53-tx53.dtsi"
50 #include <dt-bindings/input/input.h>
53 model = "Ka-Ro electronics TX53 module (LVDS)";
63 compatible = "pwm-backlight";
65 power-supply = <&reg_3v3>;
66 brightness-levels = <
[all …]
/kernel/linux/patches/linux-5.10/imx8mm_patch/patches/drivers/
D0021_linux_drivers_hwmon.patch7 Change-Id: If793e9451c0d46dfd159c40fa40b5d0323b0b908
9 diff --git a/drivers/hwmon/Kconfig b/drivers/hwmon/Kconfig
11 --- a/drivers/hwmon/Kconfig
13 @@ -2123,4 +2123,11 @@ config SENSORS_ATK0110
25 diff --git a/drivers/hwmon/Makefile b/drivers/hwmon/Makefile
27 --- a/drivers/hwmon/Makefile
29 @@ -193,6 +193,7 @@ obj-$(CONFIG_SENSORS_W83L786NG) += w83l786ng.o
30 obj-$(CONFIG_SENSORS_WM831X) += wm831x-hwmon.o
31 obj-$(CONFIG_SENSORS_WM8350) += wm8350-hwmon.o
32 obj-$(CONFIG_SENSORS_XGENE) += xgene-hwmon.o
[all …]
/kernel/linux/linux-5.10/drivers/scsi/
Dfdomain.h1 /* SPDX-License-Identifier: GPL-2.0 */
16 #define REG_SCSI_DATA 0 /* R/W: SCSI Data (with ACK) */
21 #define BSTAT_CMD BIT(3) /* Command/Data */
32 #define BCTL_CMD BIT(5) /* Command/Data */
34 #define BCTL_BUSEN BIT(7) /* Enable bus drivers */
36 #define ASTAT_IRQ BIT(0) /* Interrupt active */
50 #define REG_FSTAT 3 /* R: Adapter Status 2 (FIFO) - (@) */
55 #define REG_MCTL 3 /* W: SCSI Data Mode Control */
57 #define MCTL_ACTDEASS BIT(4) /* Active deassert of REQ and ACK */
58 #define MCTL_TARGET BIT(5) /* Enable target mode */
[all …]
/kernel/linux/linux-5.10/drivers/usb/gadget/udc/
Dpxa27x_udc.h1 // SPDX-License-Identifier: GPL-2.0+
4 * Intel PXA27x on-chip full speed USB device controller
28 #define UDCOTGICR 0x0018 /* UDC On-The-Go interrupt control */
33 #define UDCDRn(x) (0x0300 + ((x)<<2)) /* UDC Data Register */
36 #define UDCCR_OEN (1 << 31) /* On-the-Go Enable */
37 #define UDCCR_AALTHNP (1 << 30) /* A-device Alternate Host Negotiation
39 #define UDCCR_AHNP (1 << 29) /* A-device Host Negotiation Protocol
41 #define UDCCR_BHNP (1 << 28) /* B-device Host Negotiation Protocol
42 Enable */
43 #define UDCCR_DWRE (1 << 16) /* Device Remote Wake-up Enable */
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/media/i2c/
Dov7251.txt1 * Omnivision 1/7.5-Inch B&W VGA CMOS Digital Image Sensor
3 The Omnivision OV7251 is a 1/7.5-Inch CMOS active pixel digital image sensor
4 with an active array size of 640H x 480V. It is programmable through a serial
8 - compatible: Value should be "ovti,ov7251".
9 - clocks: Reference to the xclk clock.
10 - clock-names: Should be "xclk".
11 - clock-frequency: Frequency of the xclk clock.
12 - enable-gpios: Chip enable GPIO. Polarity is GPIO_ACTIVE_HIGH. This corresponds
13 to the hardware pin XSHUTDOWN which is physically active low.
14 - vdddo-supply: Chip digital IO regulator.
[all …]
Dsony,imx214.txt1 * Sony 1/3.06-Inch 13.13Mp CMOS Digital Image Sensor
3 The Sony imx214 is a 1/3.06-inch CMOS active pixel digital image sensor with
4 an active array size of 4224H x 3200V. It is programmable through an I2C
6 Image data is sent through MIPI CSI-2, through 2 or 4 lanes at a maximum
11 - compatible: Shall be "sony,imx214".
12 - reg: I2C bus address of the device. Depending on how the sensor is wired,
14 - enable-gpios: GPIO descriptor for the enable pin.
15 - vdddo-supply: Chip digital IO regulator (1.8V).
16 - vdda-supply: Chip analog regulator (2.7V).
17 - vddd-supply: Chip digital core regulator (1.12V).
[all …]
Dov5645.txt1 * Omnivision 1/4-Inch 5Mp CMOS Digital Image Sensor
3 The Omnivision OV5645 is a 1/4-Inch CMOS active pixel digital image sensor with
4 an active array size of 2592H x 1944V. It is programmable through a serial I2C
8 - compatible: Value should be "ovti,ov5645".
9 - clocks: Reference to the xclk clock.
10 - clock-names: Should be "xclk".
11 - clock-frequency: Frequency of the xclk clock.
12 - enable-gpios: Chip enable GPIO. Polarity is GPIO_ACTIVE_HIGH. This corresponds
13 to the hardware pin PWDNB which is physically active low.
14 - reset-gpios: Chip reset GPIO. Polarity is GPIO_ACTIVE_LOW. This corresponds to
[all …]
/kernel/linux/linux-5.10/sound/aoa/soundbus/i2sbus/
Di2sbus.h1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * i2sbus driver -- private definitions
42 active:1; /* is this stream active? */ member
69 /* info about currently active substreams */
79 struct pmf_function *enable, member
86 /* spinlock for low-level interrupt locking */
88 /* mutex for high-level consistency */
98 struct codec_info *ci, void *data);
100 i2sbus_detach_codec(struct soundbus_dev *dev, void *data);
121 int enable);
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/memory-controllers/
Darm,pl172.txt5 - compatible: Must be "arm,primecell" and exactly one from
8 - reg: Must contains offset/length value for controller.
10 - #address-cells: Must be 2. The partition number has to be encoded in the
11 first address cell and it may accept values 0..N-1
12 (N - total number of partitions). The second cell is the
15 - #size-cells: Must be set to 1.
17 - ranges: Must contain one or more chip select memory regions.
19 - clocks: Must contain references to controller clocks.
21 - clock-names: Must contain "mpmcclk" and "apb_pclk".
23 - clock-ranges: Empty property indicating that child nodes can inherit
[all …]
/kernel/linux/linux-5.10/drivers/irqchip/
Dqcom-pdc.c1 // SPDX-License-Identifier: GPL-2.0
3 * Copyright (c) 2017-2019, The Linux Foundation. All rights reserved.
58 if (d->hwirq == GPIO_NO_WAKE_IRQ) in qcom_pdc_gic_get_irqchip_state()
68 if (d->hwirq == GPIO_NO_WAKE_IRQ) in qcom_pdc_gic_set_irqchip_state()
76 int pin_out = d->hwirq; in pdc_enable_intr()
78 u32 enable; in pdc_enable_intr() local
84 enable = pdc_reg_read(IRQ_ENABLE_BANK, index); in pdc_enable_intr()
85 enable = on ? ENABLE_INTR(enable, mask) : CLEAR_INTR(enable, mask); in pdc_enable_intr()
86 pdc_reg_write(IRQ_ENABLE_BANK, index, enable); in pdc_enable_intr()
92 if (d->hwirq == GPIO_NO_WAKE_IRQ) in qcom_pdc_gic_disable()
[all …]
/kernel/linux/linux-5.10/drivers/staging/media/atomisp/pci/hive_isp_css_include/host/
Dirq_public.h1 /* SPDX-License-Identifier: GPL-2.0 */
36 \param value[in] The data to be written
49 \param value[in] The data to be written
57 /*! Enable an IRQ channel of IRQ[ID] with a mode
62 \return none, enable(IRQ[ID].channel[irq_ID])
68 /*! Enable pulse interrupts for IRQ[ID] with a mode
71 \param enable enable/disable pulse interrupts
102 \param irq_id[out] active IRQ (channel) identifier
131 /*! Enable an IRQ channel of the virtual super IRQ
134 \param en[in] predicate channel enable
[all …]
/kernel/linux/linux-5.10/arch/mips/include/asm/sgi/
Dhpc3.h20 u32 pbuf; /* physical address of data buffer */
40 u32 _unused0[0x1000/4 - 2]; /* padding */
46 #define HPC3_PDMACTRL_ISACT 0x00000002 /* channel active */
50 #define HPC3_PDMACTRL_FLSH 0x00000008 /* enable flush for receive DMA */
52 #define HPC3_PDMACTRL_LD 0x00000020 /* load enable for ACT */
54 #define HPC3_PDMACTRL_HW 0x0000ff00 /* DMA High-water mark */
58 u32 _unused1[0x1000/4 - 1]; /* padding */
65 u32 _unused0[0x1000/4 - 2]; /* padding */
76 #define HPC3_SCTRL_ACTIVE 0x10 /* SCSI DMA channel is active */
77 #define HPC3_SCTRL_AMASK 0x20 /* DMA active inhibits PIO */
[all …]

12345678910>>...44