Searched +full:drive +full:- +full:push +full:- +full:pull (Results 1 – 25 of 54) sorted by relevance
123
/kernel/linux/linux-5.10/arch/arm/boot/dts/ |
D | stm32mp15-pinctrl.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) 3 * Copyright (C) STMicroelectronics 2017 - All Rights Reserved 6 #include <dt-bindings/pinctrl/stm32-pinfunc.h> 9 adc1_in6_pins_a: adc1-in6-0 { 15 adc12_ain_pins_a: adc12-ain-0 { 24 adc12_ain_pins_b: adc12-ain-1 { 31 adc12_usb_cc_pins_a: adc12-usb-cc-pins-0 { 38 cec_pins_a: cec-0 { 41 bias-disable; 42 drive-open-drain; [all …]
|
D | stm32f7-pinctrl.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) 3 * Copyright (C) STMicroelectronics 2017 - All Rights Reserved 7 #include <dt-bindings/pinctrl/stm32-pinfunc.h> 8 #include <dt-bindings/mfd/stm32f7-rcc.h> 12 pinctrl: pin-controller { 13 #address-cells = <1>; 14 #size-cells = <1>; 16 interrupt-parent = <&exti>; 18 pins-are-numbered; 21 gpio-controller; [all …]
|
D | stm32h743-pinctrl.dtsi | 2 * Copyright 2017 - Alexandre Torgue <alexandre.torgue@st.com> 4 * This file is dual-licensed: you can use it either under the terms 43 #include <dt-bindings/pinctrl/stm32-pinfunc.h> 47 pin-controller { 48 #address-cells = <1>; 49 #size-cells = <1>; 50 compatible = "st,stm32h743-pinctrl"; 52 interrupt-parent = <&exti>; 54 pins-are-numbered; 57 gpio-controller; [all …]
|
D | stm32f4-pinctrl.dtsi | 2 * Copyright 2017 - Alexandre Torgue <alexandre.torgue@st.com> 4 * This file is dual-licensed: you can use it either under the terms 43 #include <dt-bindings/pinctrl/stm32-pinfunc.h> 44 #include <dt-bindings/mfd/stm32f4-rcc.h> 48 pinctrl: pin-controller { 49 #address-cells = <1>; 50 #size-cells = <1>; 52 interrupt-parent = <&exti>; 54 pins-are-numbered; 57 gpio-controller; [all …]
|
D | qcom-apq8064-sony-xperia-yuga.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 #include "qcom-apq8064-v2.0.dtsi" 3 #include <dt-bindings/gpio/gpio.h> 4 #include <dt-bindings/input/input.h> 5 #include <dt-bindings/mfd/qcom-rpm.h> 6 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h> 10 compatible = "sony,xperia-yuga", "qcom,apq8064"; 17 stdout-path = "serial0:115200n8"; 20 gpio-keys { 21 compatible = "gpio-keys"; [all …]
|
D | qcom-apq8060-dragonboard.dts | 23 #include <dt-bindings/input/input.h> 24 #include <dt-bindings/gpio/gpio.h> 25 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h> 26 #include <dt-bindings/pinctrl/qcom,pmic-mpp.h> 27 #include "qcom-msm8660.dtsi" 31 compatible = "qcom,apq8060-dragonboard", "qcom,msm8660"; 38 stdout-path = "serial0:115200n8"; 42 compatible = "simple-bus"; 45 vph: regulator-fixed { 46 compatible = "regulator-fixed"; [all …]
|
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/mfd/ |
D | st,stmfx.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: STMicroelectonics Multi-Function eXpander (STMFX) bindings 9 description: ST Multi-Function eXpander (STMFX) is a slave controller using I2C for 15 - Amelie Delaunay <amelie.delaunay@st.com> 19 const: st,stmfx-0300 27 drive-open-drain: true 29 vdd-supply: 37 const: st,stmfx-0300-pinctrl [all …]
|
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/pinctrl/ |
D | qcom,pmic-gpio.txt | 6 - compatible: 10 "qcom,pm8005-gpio" 11 "qcom,pm8018-gpio" 12 "qcom,pm8038-gpio" 13 "qcom,pm8058-gpio" 14 "qcom,pm8916-gpio" 15 "qcom,pm8917-gpio" 16 "qcom,pm8921-gpio" 17 "qcom,pm8941-gpio" 18 "qcom,pm8950-gpio" [all …]
|
D | pincfg-node.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only 3 --- 4 $id: http://devicetree.org/schemas/pinctrl/pincfg-node.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Linus Walleij <linus.walleij@linaro.org> 21 bias-disable: 25 bias-high-impedance: 27 description: high impedance mode ("third-state", "floating") 29 bias-bus-hold: 33 bias-pull-up: [all …]
|
D | pinctrl-sx150x.txt | 3 Please refer to pinctrl-bindings.txt, ../gpio/gpio.txt, and 4 ../interrupt-controller/interrupts.txt for generic information regarding 8 - compatible: should be one of : 19 - reg: The I2C slave address for this device. 21 - #gpio-cells: Should be 2. The first cell is the GPIO number and the 25 - gpio-controller: Marks the device as a GPIO controller. 28 - interrupts: Interrupt specifier for the controllers interrupt. 30 - interrupt-controller: Marks the device as a interrupt controller. 32 - semtech,probe-reset: Will trigger a reset of the GPIO expander on probe, 38 Required properties for pin configuration sub-nodes: [all …]
|
D | st,stm32-pinctrl.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 4 --- 5 $id: http://devicetree.org/schemas/pinctrl/st,stm32-pinctrl.yaml# 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 11 - Alexandre TORGUE <alexandre.torgue@st.com> 17 on-chip controllers onto these pads. 22 - st,stm32f429-pinctrl 23 - st,stm32f469-pinctrl 24 - st,stm32f746-pinctrl 25 - st,stm32f769-pinctrl [all …]
|
D | cirrus,madera.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - patches@opensource.cirrus.com 30 Documentation/devicetree/bindings/pinctrl/pinctrl-bindings.txt 33 pinctrl-0: 38 pinctrl-names: 43 pin-settings: 50 '-pins$': 53 - $ref: "pincfg-node.yaml#" [all …]
|
D | pinctrl-max77620.txt | 6 Please refer file <devicetree/bindings/pinctrl/pinctrl-bindings.txt> 11 -------------------------- 14 - pinctrl-names: A pinctrl state named per <pinctrl-bindings.txt>. 15 - pinctrl[0...n]: Properties to contain the phandle for pinctrl states per 16 <pinctrl-bindings.txt>. 19 sub-node have following properties: 22 ------------------ 23 - pins: List of pins. Valid values of pins properties are: 27 ------------------- 29 <pinctrl-bindings.txt>. Absence of properties will leave the configuration [all …]
|
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/watchdog/ |
D | aspeed-wdt.txt | 4 - compatible: must be one of: 5 - "aspeed,ast2400-wdt" 6 - "aspeed,ast2500-wdt" 7 - "aspeed,ast2600-wdt" 9 - reg: physical base address of the controller and length of memory mapped 14 - aspeed,reset-type = "cpu|soc|system|none" 16 Reset behavior - Whenever a timeout occurs the watchdog can be programmed 23 If 'aspeed,reset-type=' is not specified the default is to enable system 28 - cpu: Reset CPU on watchdog timeout 30 - soc: Reset 'System on Chip' on watchdog timeout [all …]
|
/kernel/linux/linux-5.10/arch/arm64/boot/dts/nvidia/ |
D | tegra186-p3310.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 4 #include <dt-bindings/mfd/max77620.h> 27 stdout-path = "serial0:115200n8"; 38 phy-reset-gpios = <&gpio TEGRA186_MAIN_GPIO(M, 4) 40 phy-handle = <&phy>; 41 phy-mode = "rgmii"; 44 #address-cells = <1>; 45 #size-cells = <0>; 48 compatible = "ethernet-phy-ieee802.3-c22"; 50 interrupt-parent = <&gpio>; [all …]
|
D | tegra194-p3668-0000.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 4 #include <dt-bindings/mfd/max77620.h> 8 compatible = "nvidia,p3668-0000", "nvidia,tegra194"; 28 stdout-path = "serial0:115200n8"; 35 phy-reset-gpios = <&gpio TEGRA194_MAIN_GPIO(R, 1) GPIO_ACTIVE_LOW>; 36 phy-handle = <&phy>; 37 phy-mode = "rgmii-id"; 40 #address-cells = <1>; 41 #size-cells = <0>; 44 compatible = "ethernet-phy-ieee802.3-c22"; [all …]
|
D | tegra194-p2888.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 4 #include <dt-bindings/mfd/max77620.h> 27 stdout-path = "serial0:115200n8"; 34 phy-reset-gpios = <&gpio TEGRA194_MAIN_GPIO(G, 5) GPIO_ACTIVE_LOW>; 35 phy-handle = <&phy>; 36 phy-mode = "rgmii-id"; 39 #address-cells = <1>; 40 #size-cells = <0>; 43 compatible = "ethernet-phy-ieee802.3-c22"; 45 interrupt-parent = <&gpio>; [all …]
|
D | tegra210-p2180.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 2 #include <dt-bindings/mfd/max77620.h> 17 stdout-path = "serial0:115200n8"; 26 vdd-supply = <&vdd_gpu>; 36 clock-frequency = <400000>; 41 interrupt-parent = <&tegra_pmc>; 44 #interrupt-cells = <2>; 45 interrupt-controller; 47 #gpio-cells = <2>; 48 gpio-controller; [all …]
|
/kernel/linux/linux-5.10/drivers/pinctrl/ |
D | pinconf-generic.c | 1 // SPDX-License-Identifier: GPL-2.0-only 5 * Copyright (C) 2011 ST-Ericsson SA 6 * Written on behalf of Linaro for ST-Ericsson 22 #include <linux/pinctrl/pinconf-generic.h> 26 #include "pinctrl-utils.h" 33 PCONFDUMP(PIN_CONFIG_BIAS_PULL_DOWN, "input bias pull down", NULL, false), 35 "input bias pull to pin specific state", NULL, false), 36 PCONFDUMP(PIN_CONFIG_BIAS_PULL_UP, "input bias pull up", NULL, false), 37 PCONFDUMP(PIN_CONFIG_DRIVE_OPEN_DRAIN, "output drive open drain", NULL, false), 38 PCONFDUMP(PIN_CONFIG_DRIVE_OPEN_SOURCE, "output drive open source", NULL, false), [all …]
|
D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 35 bool "Axis ARTPEC-6 pin controller driver" 40 This is the driver for the Axis ARTPEC-6 pin controller. This driver 41 supports pin function multiplexing as well as pin bias and drive 43 found in Documentation/devicetree/bindings/pinctrl/axis,artpec6-pinctrl.txt 52 functionality. This driver supports the pinmux, push-pull and 57 tristate "X-Powers AXP209 PMIC pinctrl and GPIO Support" 122 tristate "TI DA850/OMAP-L138/AM18XX pullup/pulldown groups" 127 Driver for TI DA850/OMAP-L138/AM18XX pinconf. Used to control 196 corresponding interrupt-controller. [all …]
|
/kernel/linux/linux-5.10/arch/arm64/boot/dts/qcom/ |
D | sdm845-db845c.dts | 1 // SPDX-License-Identifier: GPL-2.0 6 /dts-v1/; 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h> 10 #include <dt-bindings/regulator/qcom,rpmh-regulator.h> 11 #include <dt-bindings/sound/qcom,q6afe.h> 12 #include <dt-bindings/sound/qcom,q6asm.h> 27 stdout-path = "serial0:115200n8"; 30 dc12v: dc12v-regulator { 31 compatible = "regulator-fixed"; [all …]
|
/kernel/linux/linux-5.10/drivers/acpi/acpica/ |
D | utresdecode.c | 1 // SPDX-License-Identifier: BSD-3-Clause OR GPL-2.0 4 * Module Name: utresdecode - Resource descriptor keyword strings 28 "0 - Good Configuration", 29 "1 - Acceptable Configuration", 30 "2 - Suboptimal Configuration", 31 "3 - ***Invalid Configuration***", 264 "Bias Pull-up", 265 "Bias Pull-down", 270 "Drive Open Drain", 271 "Drive Open Source", [all …]
|
/kernel/linux/linux-5.10/include/linux/pinctrl/ |
D | pinconf-generic.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */ 5 * Copyright (C) 2011 ST-Ericsson SA 6 * Written on behalf of Linaro for ST-Ericsson 21 * enum pin_config_param - possible pin configuration parameters 28 * transition from say pull-up to pull-down implies that you disable 29 * pull-up in the process, this setting disables all biasing. 31 * mode, also know as "third-state" (tristate) or "high-Z" or "floating". 33 * if for example some other pin is going to drive the signal connected 37 * impedance to GROUND). If the argument is != 0 pull-down is enabled, 38 * if it is 0, pull-down is total, i.e. the pin is connected to GROUND. [all …]
|
/kernel/linux/linux-5.10/drivers/watchdog/ |
D | aspeed_wdt.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 35 { .compatible = "aspeed,ast2400-wdt", .data = &ast2400_config }, 36 { .compatible = "aspeed,ast2500-wdt", .data = &ast2500_config }, 37 { .compatible = "aspeed,ast2600-wdt", .data = &ast2500_config }, 65 * * Drive mode: push-pull vs open-drain 76 * The AST2500 exposes the drive mode and polarity options, but not in a 78 * and bit 30 represents push-pull or open-drain. With respect to write, magic 79 * values need to be written to the top byte to change the state of the drive 81 * effect on the state of the drive mode or polarity bits. However, the pulse 106 wdt->ctrl |= WDT_CTRL_ENABLE; in aspeed_wdt_enable() [all …]
|
/kernel/linux/linux-5.10/Documentation/driver-api/gpio/ |
D | driver.rst | 26 between 0 and n-1, n being the number of GPIOs managed by the chip. 29 example if a system uses a memory-mapped set of I/O-registers where 32 GPIO 30 lines are handled by one bit per line in a 32-bit register, it makes sense to 44 So for example one platform could use global numbers 32-159 for GPIOs, with a 46 global numbers 0..63 with one set of GPIO controllers, 64-79 with another type 47 of GPIO controller, and on one particular board 80-95 with an FPGA. The legacy 49 2000-2063 to identify GPIO lines in a bank of I2C GPIO expanders. 60 - methods to establish GPIO line direction 61 - methods used to access GPIO line values 62 - method to set electrical configuration for a given GPIO line [all …]
|
123