Home
last modified time | relevance | path

Searched full:mux_reg (Results 1 – 25 of 57) sorted by relevance

123

/kernel/linux/linux-5.10/arch/arm/mach-omap1/include/mach/
Dmux.h27 #define MUX_REG(reg, mode_offset, mode) .mux_reg_name = "FUNC_MUX_CTRL_"#reg, \ macro
28 .mux_reg = FUNC_MUX_CTRL_##reg, \
42 .mux_reg = OMAP7XX_IO_CONF_##reg, \
53 #define MUX_REG(reg, mode_offset, mode) .mux_reg = FUNC_MUX_CTRL_##reg, \ macro
65 .mux_reg = OMAP7XX_IO_CONF_##reg, \
75 #define MUX_CFG(desc, mux_reg, mode_offset, mode, \ argument
81 MUX_REG(mux_reg, mode_offset, mode) \
94 #define MUX_CFG_7XX(desc, mux_reg, mode_offset, mode, \ argument
99 MUX_REG_7XX(mux_reg, mode_offset, mode) \
100 PULL_REG_7XX(mux_reg, pull_bit, pull_status) \
[all …]
/kernel/linux/linux-5.10/drivers/clk/samsung/
Dclk-cpu.c88 static void wait_until_mux_stable(void __iomem *mux_reg, u32 mux_pos, in wait_until_mux_stable() argument
94 if (((readl(mux_reg) >> mux_pos) & MUX_MASK) == mux_value) in wait_until_mux_stable()
98 if (((readl(mux_reg) >> mux_pos) & MUX_MASK) == mux_value) in wait_until_mux_stable()
155 unsigned long div0, div1 = 0, mux_reg; in exynos_cpuclk_pre_rate_change() local
207 mux_reg = readl(base + E4210_SRC_CPU); in exynos_cpuclk_pre_rate_change()
208 writel(mux_reg | (1 << 16), base + E4210_SRC_CPU); in exynos_cpuclk_pre_rate_change()
231 unsigned long mux_reg; in exynos_cpuclk_post_rate_change() local
246 mux_reg = readl(base + E4210_SRC_CPU); in exynos_cpuclk_post_rate_change()
247 writel(mux_reg & ~(1 << 16), base + E4210_SRC_CPU); in exynos_cpuclk_post_rate_change()
283 unsigned long div0, div1 = 0, mux_reg; in exynos5433_cpuclk_pre_rate_change() local
[all …]
/kernel/linux/linux-5.10/drivers/pinctrl/tegra/
Dpinctrl-tegra.c260 if (WARN_ON(g->mux_reg < 0)) in tegra_pinctrl_set_mux()
270 val = pmx_readl(pmx, g->mux_bank, g->mux_reg); in tegra_pinctrl_set_mux()
273 pmx_writel(pmx, val, g->mux_bank, g->mux_reg); in tegra_pinctrl_set_mux()
291 if (group->mux_reg < 0 || group->sfsel_bit < 0) in tegra_pinctrl_gpio_request_enable()
294 value = pmx_readl(pmx, group->mux_bank, group->mux_reg); in tegra_pinctrl_gpio_request_enable()
296 pmx_writel(pmx, value, group->mux_bank, group->mux_reg); in tegra_pinctrl_gpio_request_enable()
314 if (group->mux_reg < 0 || group->sfsel_bit < 0) in tegra_pinctrl_gpio_disable_free()
317 value = pmx_readl(pmx, group->mux_bank, group->mux_reg); in tegra_pinctrl_gpio_disable_free()
319 pmx_writel(pmx, value, group->mux_bank, group->mux_reg); in tegra_pinctrl_gpio_disable_free()
352 *reg = g->mux_reg; in tegra_pinconf_reg()
[all …]
Dpinctrl-tegra.h89 * @mux_reg: Mux register offset.
140 s32 mux_reg; member
/kernel/linux/linux-5.10/drivers/pinctrl/freescale/
Dpinctrl-imx.c174 if (pin_reg->mux_reg == -1) { in imx_pmx_set_one_pin_mmio()
183 reg = readl(ipctl->base + pin_reg->mux_reg); in imx_pmx_set_one_pin_mmio()
186 writel(reg, ipctl->base + pin_reg->mux_reg); in imx_pmx_set_one_pin_mmio()
188 pin_reg->mux_reg, reg); in imx_pmx_set_one_pin_mmio()
190 writel(pin_mmio->mux_mode, ipctl->base + pin_reg->mux_reg); in imx_pmx_set_one_pin_mmio()
192 pin_reg->mux_reg, pin_mmio->mux_mode); in imx_pmx_set_one_pin_mmio()
505 * <mux_reg conf_reg input_reg mux_mode input_val>
524 u32 mux_reg, conf_reg; in imx_pinctrl_parse_pin_mmio() local
527 mux_reg = be32_to_cpu(*list++); in imx_pinctrl_parse_pin_mmio()
529 if (!(info->flags & ZERO_OFFSET_VALID) && !mux_reg) in imx_pinctrl_parse_pin_mmio()
[all …]
Dpinctrl-imx7ulp.c271 if (pin_reg->mux_reg == -1) in imx7ulp_pmx_gpio_set_direction()
274 reg = readl(ipctl->base + pin_reg->mux_reg); in imx7ulp_pmx_gpio_set_direction()
279 writel(reg, ipctl->base + pin_reg->mux_reg); in imx7ulp_pmx_gpio_set_direction()
Dpinctrl-vf610.c302 if (pin_reg->mux_reg == -1) in vf610_pmx_gpio_set_direction()
306 reg = readl(ipctl->base + pin_reg->mux_reg); in vf610_pmx_gpio_set_direction()
311 writel(reg, ipctl->base + pin_reg->mux_reg); in vf610_pmx_gpio_set_direction()
Dpinctrl-imx.h62 * @mux_reg: mux register offset
66 s16 mux_reg; member
/kernel/linux/linux-5.10/arch/arm/mach-davinci/
Dmux.h23 .mux_reg = PINMUX(muxreg), \
34 .mux_reg = INTMUX, \
45 .mux_reg = EVTMUX, \
Dmux.c70 reg_orig = __raw_readl(pinmux_base + cfg->mux_reg); in davinci_cfg_reg()
82 __raw_writel(reg, pinmux_base + cfg->mux_reg); in davinci_cfg_reg()
96 cfg->mux_reg_name, cfg->mux_reg, reg_orig, reg); in davinci_cfg_reg()
/kernel/linux/linux-5.10/sound/soc/tegra/
Dtegra210_ahub.h39 #define MUX_REG(id) (TEGRA210_XBAR_RX_STRIDE * (id)) macro
60 SOC_VALUE_ENUM_WIDE_DECL(ename##_enum, MUX_REG(id), 0, \
69 SOC_VALUE_ENUM_WIDE_DECL(ename##_enum, MUX_REG(id), 0, \
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/pinctrl/
Dfsl,imx8mm-pinctrl.yaml35 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg
44 "mux_reg" indicates the offset of mux register.
Dfsl,imx8mn-pinctrl.yaml35 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg
44 "mux_reg" indicates the offset of mux register.
Dfsl,imx8mq-pinctrl.yaml35 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg
44 "mux_reg" indicates the offset of mux register.
Dfsl,imx8mp-pinctrl.yaml35 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg
44 "mux_reg" indicates the offset of mux register.
Dfsl,imx6sx-pinctrl.txt9 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg mux_val
Dfsl,imx6sll-pinctrl.txt9 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg mux_val
Dfsl,imx6ul-pinctrl.txt10 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg mux_val
Dfsl,imx7d-pinctrl.txt32 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg mux_val
/kernel/linux/linux-5.10/drivers/clk/mediatek/
Dclk-mtk.h65 uint32_t mux_reg; member
85 .mux_reg = _reg, \
121 .mux_reg = _reg, \
Dclk-cpumux.c66 cpumux->reg = mux->mux_reg; in mtk_clk_register_cpumux()
/kernel/linux/linux-5.10/drivers/clk/microchip/
Dclk-core.c763 void __iomem *mux_reg; member
824 v = (readl(sclk->mux_reg) >> OSC_CUR_SHIFT) & OSC_CUR_MASK; in sclk_get_parent()
848 v = readl(sclk->mux_reg); in sclk_set_parent()
854 writel(v, sclk->mux_reg); in sclk_set_parent()
857 writel(OSC_SWEN, PIC32_SET(sclk->mux_reg)); in sclk_set_parent()
875 cosc = (readl(sclk->mux_reg) >> OSC_CUR_SHIFT) & OSC_CUR_MASK; in sclk_set_parent()
939 sclk->mux_reg = data->mux_reg + core->iobase; in pic32_sys_clk_register()
Dclk-core.h29 const u32 mux_reg; member
/kernel/linux/linux-5.10/arch/arm/boot/dts/
Dimx6ull-pinfunc-snvs.h11 * <mux_reg conf_reg input_reg mux_mode input_val>
/kernel/linux/linux-5.10/drivers/pinctrl/
Dpinctrl-pistachio.c88 int mux_reg; member
643 .mux_reg = -1, \
657 .mux_reg = -1, \
671 .mux_reg = _reg, \
953 if (pg->mux_reg > 0) { in pistachio_pinmux_enable()
964 val = pctl_readl(pctl, pg->mux_reg); in pistachio_pinmux_enable()
967 pctl_writel(pctl, val, pg->mux_reg); in pistachio_pinmux_enable()

123