Home
last modified time | relevance | path

Searched refs:pixel_rep (Results 1 – 3 of 3) sorted by relevance

/kernel/linux/linux-5.10/drivers/gpu/drm/vc4/
Dvc4_crtc.c319 u32 pixel_rep = (mode->flags & DRM_MODE_FLAG_DBLCLK) ? 2 : 1; in vc4_crtc_config_pv() local
336 VC4_SET_FIELD((mode->htotal - mode->hsync_end) * pixel_rep / ppc, in vc4_crtc_config_pv()
338 VC4_SET_FIELD((mode->hsync_end - mode->hsync_start) * pixel_rep / ppc, in vc4_crtc_config_pv()
342 VC4_SET_FIELD((mode->hsync_start - mode->hdisplay) * pixel_rep / ppc, in vc4_crtc_config_pv()
344 VC4_SET_FIELD(mode->hdisplay * pixel_rep / ppc, in vc4_crtc_config_pv()
380 VC4_SET_FIELD(mode->htotal * pixel_rep / 2, in vc4_crtc_config_pv()
390 CRTC_WRITE(PV_HACT_ACT, mode->hdisplay * pixel_rep); in vc4_crtc_config_pv()
400 VC4_SET_FIELD(pixel_rep - 1, PV_CONTROL_PIXEL_REP) | in vc4_crtc_config_pv()
Dvc4_hdmi.c514 u32 pixel_rep = (mode->flags & DRM_MODE_FLAG_DBLCLK) ? 2 : 1; in vc4_hdmi_set_timings() local
532 VC4_SET_FIELD(mode->hdisplay * pixel_rep, in vc4_hdmi_set_timings()
537 mode->hsync_end) * pixel_rep, in vc4_hdmi_set_timings()
540 mode->hsync_start) * pixel_rep, in vc4_hdmi_set_timings()
543 mode->hdisplay) * pixel_rep, in vc4_hdmi_set_timings()
558 u32 pixel_rep = (mode->flags & DRM_MODE_FLAG_DBLCLK) ? 2 : 1; in vc5_hdmi_set_timings() local
577 VC4_SET_FIELD(mode->hdisplay * pixel_rep, in vc5_hdmi_set_timings()
580 mode->hdisplay) * pixel_rep, in vc5_hdmi_set_timings()
585 mode->hsync_end) * pixel_rep, in vc5_hdmi_set_timings()
588 mode->hsync_start) * pixel_rep, in vc5_hdmi_set_timings()
/kernel/linux/linux-5.10/drivers/video/fbdev/aty/
Dmach64_gx.c87 u8 pixel_rep; in aty_set_dac_514() member
117 aty_st_514(0x0a, tab[i].pixel_rep, par); /* Pixel Format */ in aty_set_dac_514()