Home
last modified time | relevance | path

Searched refs:IR3_DBG_RAMSGS (Results 1 – 4 of 4) sorted by relevance

/third_party/mesa3d/src/freedreno/ir3/
Dir3_compiler.h204 IR3_DBG_RAMSGS = BITFIELD_BIT(21), enumerator
Dir3_compiler.c51 {"ramsgs", IR3_DBG_RAMSGS, "Enable register-allocation debug messages"},
Dir3_ra.h32 #define RA_DEBUG (ir3_shader_debug & IR3_DBG_RAMSGS)
Dir3_merge_regs.c580 if (ir3_shader_debug & IR3_DBG_RAMSGS) in ir3_merge_regs()