Searched refs:mipi_dphy (Results 1 – 13 of 13) sorted by relevance
| /device/board/isoftstone/yangfan/kernel/src/driv/gpu/rockchip/ |
| D | rockchip-mipi-csi-tx.h | 241 struct mipi_dphy { struct
258 struct mipi_dphy dphy; argument
|
| D | dw-mipi-dsi2-rockchip.c | 524 &dsi2->phy_opts.mipi_dphy); in dw_mipi_dsi2_set_lane_rate()
531 hs_clk_rate = dsi2->phy_opts.mipi_dphy.hs_clk_rate; in dw_mipi_dsi2_set_lane_rate()
614 struct phy_configure_opts_mipi_dphy *cfg = &dsi2->phy_opts.mipi_dphy; in dw_mipi_dsi2_lp2hs_or_hs2lp_cfg()
|
| /device/soc/amlogic/a311d/soc/amlogic/phy/ |
| D | phy-meson-g12a-mipi-dphy-analog.c | 49 ret = phy_mipi_dphy_config_validate(&opts->mipi_dphy); in phy_g12a_mipi_dphy_analog_configure()
|
| D | phy-meson-axg-mipi-dphy.c | 205 ret = phy_mipi_dphy_config_validate(&opts->mipi_dphy); in phy_meson_axg_mipi_dphy_configure()
|
| /device/soc/rockchip/rk3588/kernel/drivers/phy/rockchip/ |
| D | phy-rockchip-samsung-dcphy.c | 1786 unsigned long long target_rate = opts->mipi_dphy.hs_clk_rate; in samsung_mipi_dcphy_configure()
1791 samsung->lanes = opts->mipi_dphy.lanes > 4 ? 4 : opts->mipi_dphy.lanes; in samsung_mipi_dcphy_configure()
1794 opts->mipi_dphy.hs_clk_rate = samsung->pll.rate; in samsung_mipi_dcphy_configure()
|
| /device/soc/rockchip/common/sdk_linux/drivers/phy/rockchip/ |
| D | phy-rockchip-inno-dsidphy.c | 715 ret = phy_mipi_dphy_config_validate(&opts->mipi_dphy); in inno_dsidphy_configure()
720 memcpy(&inno->dphy_cfg, &opts->mipi_dphy, sizeof(inno->dphy_cfg)); in inno_dsidphy_configure()
724 opts->mipi_dphy.hs_clk_rate = inno->pll.rate; in inno_dsidphy_configure()
|
| /device/soc/rockchip/common/sdk_linux/drivers/gpu/drm/rockchip/ |
| D | dw-mipi-dsi2-rockchip.c | 514 phy_mipi_dphy_get_default_config(target_pclk, bpp, lanes, &dsi2->phy_opts.mipi_dphy); in dw_mipi_dsi2_set_lane_rate()
523 hs_clk_rate = dsi2->phy_opts.mipi_dphy.hs_clk_rate; in dw_mipi_dsi2_set_lane_rate()
603 struct phy_configure_opts_mipi_dphy *cfg = &dsi2->phy_opts.mipi_dphy; in dw_mipi_dsi2_lp2hs_or_hs2lp_cfg()
|
| D | dw-mipi-dsi-rockchip.c | 556 …phy_mipi_dphy_get_default_config(target_pclk * USEC_PER_SEC, bpp, lanes, &dsi->phy_opts.mipi_dphy); in dw_mipi_dsi_get_lane_mbps()
564 hs_clk_rate = dsi->phy_opts.mipi_dphy.hs_clk_rate; in dw_mipi_dsi_get_lane_mbps()
|
| /device/soc/rockchip/rk3588/kernel/drivers/gpu/drm/rockchip/ |
| D | dw-mipi-dsi2-rockchip.c | 509 &dsi2->phy_opts.mipi_dphy); in dw_mipi_dsi2_set_lane_rate()
516 hs_clk_rate = dsi2->phy_opts.mipi_dphy.hs_clk_rate; in dw_mipi_dsi2_set_lane_rate()
599 struct phy_configure_opts_mipi_dphy *cfg = &dsi2->phy_opts.mipi_dphy; in dw_mipi_dsi2_lp2hs_or_hs2lp_cfg()
|
| /device/soc/amlogic/a311d/soc/arch/arm64/boot/dts/amlogic/ |
| D | meson-unionpi-tiger.dtsi | 422 &mipi_dphy {
|
| D | meson-g12-common.dtsi | 1719 mipi_dphy: phy@44000 { label
2270 phys = <&mipi_dphy>;
|
| /device/board/unionman/unionpi_tiger/kernel/build/ |
| D | linux-5.10.patch | 3823 + ret = clk_set_rate(mipi_dsi->px_clk, mipi_dsi->phy_opts.mipi_dphy.hs_clk_rate);
3826 + mipi_dsi->phy_opts.mipi_dphy.hs_clk_rate);
3890 + &mipi_dsi->phy_opts.mipi_dphy);
3893 + if (mipi_dsi->phy_opts.mipi_dphy.hs_clk_rate > 600*1000000) {
3894 + mipi_dsi->phy_opts.mipi_dphy.hs_clk_rate = max(800 * 1000000,
3895 + mipi_dsi->phy_opts.mipi_dphy.hs_clk_rate);
3898 + *lane_mbps = mipi_dsi->phy_opts.mipi_dphy.hs_clk_rate / 1000000;
|
| /device/board/hihope/dayu210/kernel/kernel_patch/linux-5.10/dayu210_patch/ |
| D | kernel.patch | 15904 &dsi->phy_opts.mipi_dphy);
15914 + hs_clk_rate = dsi->phy_opts.mipi_dphy.hs_clk_rate;
45928 ret = phy_mipi_dphy_config_validate(&opts->mipi_dphy);
45931 memcpy(&inno->dphy_cfg, &opts->mipi_dphy, sizeof(inno->dphy_cfg));
45935 + opts->mipi_dphy.hs_clk_rate = inno->pll.rate;
|