Home
last modified time | relevance | path

Searched refs:phy_grf (Results 1 – 6 of 6) sorted by relevance

/device/soc/rockchip/common/vendor/drivers/phy/
Dphy-rockchip-naneng-combphy.c83 struct regmap *phy_grf; member
124 regmap_read(priv->phy_grf, cfg->pipe_phy_status.offset, &val); in rockchip_combphy_is_ready()
313 priv->phy_grf = syscon_regmap_lookup_by_phandle(dev->of_node, "rockchip,pipe-phy-grf"); in rockchip_combphy_parse_dt()
314 if (IS_ERR(priv->phy_grf)) { in rockchip_combphy_parse_dt()
316 return PTR_ERR(priv->phy_grf); in rockchip_combphy_parse_dt()
443 param_write(priv->phy_grf, &cfg->con0_for_pcie, true); in rk3568_combphy_cfg()
444 param_write(priv->phy_grf, &cfg->con1_for_pcie, true); in rk3568_combphy_cfg()
445 param_write(priv->phy_grf, &cfg->con2_for_pcie, true); in rk3568_combphy_cfg()
446 param_write(priv->phy_grf, &cfg->con3_for_pcie, true); in rk3568_combphy_cfg()
482 param_write(priv->phy_grf, &cfg->pipe_sel_usb, true); in rk3568_combphy_cfg()
[all …]
Dphy-rockchip-snps-pcie3.c54 struct regmap *phy_grf; member
96 …regmap_write(priv->phy_grf, GRF_PCIE30PHY_CON9, (0x1 << DEBUGER_INDEX_FIF) | (0x1 << DEBUGER_INDEX… in rockchip_p3phy_rk3568_init()
99 regmap_write(priv->phy_grf, GRF_PCIE30PHY_CON6, 0x1 | (0xf << DEBUGER_INDEX_SIX)); in rockchip_p3phy_rk3568_init()
100 …regmap_write(priv->phy_grf, GRF_PCIE30PHY_CON1, (0x1 << DEBUGER_INDEX_FIF) | (0x1 << DEBUGER_INDEX… in rockchip_p3phy_rk3568_init()
105 …ret = regmap_read_poll_timeout(priv->phy_grf, GRF_PCIE30PHY_STATUS0, reg, SRAM_INIT_DONE(reg), 0, … in rockchip_p3phy_rk3568_init()
122 …regmap_write(priv->phy_grf, RK3588_PCIE3PHY_GRF_CMN_CON0, (0x1 << DEBUGER_INDEX_EI) | (0x1 << DEBU… in rockchip_p3phy_rk3588_init()
126 …ret = regmap_read_poll_timeout(priv->phy_grf, RK3588_PCIE3PHY_GRF_PHY0_STATUS1, reg, RK3588_SRAM_I… in rockchip_p3phy_rk3588_init()
128 …ret |= regmap_read_poll_timeout(priv->phy_grf, RK3588_PCIE3PHY_GRF_PHY1_STATUS1, reg, RK3588_SRAM_… in rockchip_p3phy_rk3588_init()
207 priv->phy_grf = syscon_regmap_lookup_by_phandle(np, "rockchip,phy-grf"); in rockchip_p3phy_probe()
208 if (IS_ERR(priv->phy_grf)) { in rockchip_p3phy_probe()
[all …]
/device/board/isoftstone/yangfan/kernel/src/driv/phy/
Dphy-rockchip-naneng-combphy.c83 struct regmap *phy_grf; member
126 regmap_read(priv->phy_grf, cfg->pipe_phy_status.offset, &val); in rockchip_combphy_is_ready()
315 priv->phy_grf = syscon_regmap_lookup_by_phandle(dev->of_node, in rockchip_combphy_parse_dt()
317 if (IS_ERR(priv->phy_grf)) { in rockchip_combphy_parse_dt()
319 return PTR_ERR(priv->phy_grf); in rockchip_combphy_parse_dt()
448 param_write(priv->phy_grf, &cfg->con0_for_pcie, true); in rk3568_combphy_cfg()
449 param_write(priv->phy_grf, &cfg->con1_for_pcie, true); in rk3568_combphy_cfg()
450 param_write(priv->phy_grf, &cfg->con2_for_pcie, true); in rk3568_combphy_cfg()
451 param_write(priv->phy_grf, &cfg->con3_for_pcie, true); in rk3568_combphy_cfg()
487 param_write(priv->phy_grf, &cfg->pipe_sel_usb, true); in rk3568_combphy_cfg()
[all …]
Dphy-rockchip-snps-pcie3.c45 struct regmap *phy_grf; member
87 regmap_write(priv->phy_grf, GRF_PCIE30PHY_CON9, in rockchip_p3phy_rk3568_init()
91 regmap_write(priv->phy_grf, GRF_PCIE30PHY_CON6, in rockchip_p3phy_rk3568_init()
93 regmap_write(priv->phy_grf, GRF_PCIE30PHY_CON1, in rockchip_p3phy_rk3568_init()
99 ret = regmap_read_poll_timeout(priv->phy_grf, in rockchip_p3phy_rk3568_init()
119 regmap_write(priv->phy_grf, RK3588_PCIE3PHY_GRF_CMN_CON0, in rockchip_p3phy_rk3588_init()
124 ret = regmap_read_poll_timeout(priv->phy_grf, in rockchip_p3phy_rk3588_init()
128 ret |= regmap_read_poll_timeout(priv->phy_grf, in rockchip_p3phy_rk3588_init()
207 priv->phy_grf = syscon_regmap_lookup_by_phandle(np, "rockchip,phy-grf"); in rockchip_p3phy_probe()
208 if (IS_ERR(priv->phy_grf)) { in rockchip_p3phy_probe()
[all …]
/device/soc/rockchip/rk3588/kernel/drivers/phy/rockchip/
Dphy-rockchip-naneng-combphy.c83 struct regmap *phy_grf; member
126 regmap_read(priv->phy_grf, cfg->pipe_phy_status.offset, &val); in rockchip_combphy_is_ready()
315 priv->phy_grf = syscon_regmap_lookup_by_phandle(dev->of_node, in rockchip_combphy_parse_dt()
317 if (IS_ERR(priv->phy_grf)) { in rockchip_combphy_parse_dt()
319 return PTR_ERR(priv->phy_grf); in rockchip_combphy_parse_dt()
448 param_write(priv->phy_grf, &cfg->con0_for_pcie, true); in rk3568_combphy_cfg()
449 param_write(priv->phy_grf, &cfg->con1_for_pcie, true); in rk3568_combphy_cfg()
450 param_write(priv->phy_grf, &cfg->con2_for_pcie, true); in rk3568_combphy_cfg()
451 param_write(priv->phy_grf, &cfg->con3_for_pcie, true); in rk3568_combphy_cfg()
487 param_write(priv->phy_grf, &cfg->pipe_sel_usb, true); in rk3568_combphy_cfg()
[all …]
Dphy-rockchip-snps-pcie3.c45 struct regmap *phy_grf; member
87 regmap_write(priv->phy_grf, GRF_PCIE30PHY_CON9, in rockchip_p3phy_rk3568_init()
91 regmap_write(priv->phy_grf, GRF_PCIE30PHY_CON6, in rockchip_p3phy_rk3568_init()
93 regmap_write(priv->phy_grf, GRF_PCIE30PHY_CON1, in rockchip_p3phy_rk3568_init()
99 ret = regmap_read_poll_timeout(priv->phy_grf, in rockchip_p3phy_rk3568_init()
119 regmap_write(priv->phy_grf, RK3588_PCIE3PHY_GRF_CMN_CON0, in rockchip_p3phy_rk3588_init()
124 ret = regmap_read_poll_timeout(priv->phy_grf, in rockchip_p3phy_rk3588_init()
128 ret |= regmap_read_poll_timeout(priv->phy_grf, in rockchip_p3phy_rk3588_init()
207 priv->phy_grf = syscon_regmap_lookup_by_phandle(np, "rockchip,phy-grf"); in rockchip_p3phy_probe()
208 if (IS_ERR(priv->phy_grf)) { in rockchip_p3phy_probe()
[all …]