Home
last modified time | relevance | path

Searched refs:pstate (Results 1 – 16 of 16) sorted by relevance

/device/soc/rockchip/common/sdk_linux/arch/arm64/kernel/
Dprocess.c230 u64 pstate = regs->pstate; in print_pstate() local
233 … printk("pstate: %08llx (%c%c%c%c %c %s %s %c%c%c)\n", pstate, pstate & PSR_AA32_N_BIT ? 'N' : 'n', in print_pstate()
234 pstate & PSR_AA32_Z_BIT ? 'Z' : 'z', pstate & PSR_AA32_C_BIT ? 'C' : 'c', in print_pstate()
235 pstate & PSR_AA32_V_BIT ? 'V' : 'v', pstate & PSR_AA32_Q_BIT ? 'Q' : 'q', in print_pstate()
236 pstate & PSR_AA32_T_BIT ? "T32" : "A32", pstate & PSR_AA32_E_BIT ? "BE" : "LE", in print_pstate()
237 pstate & PSR_AA32_A_BIT ? 'A' : 'a', pstate & PSR_AA32_I_BIT ? 'I' : 'i', in print_pstate()
238 pstate & PSR_AA32_F_BIT ? 'F' : 'f'); in print_pstate()
240 const char *btype_str = btypes[(pstate & PSR_BTYPE_MASK) >> PSR_BTYPE_SHIFT]; in print_pstate()
242 printk("pstate: %08llx (%c%c%c%c %c%c%c%c %cPAN %cUAO %cTCO BTYPE=%s)\n", pstate, in print_pstate()
243pstate & PSR_N_BIT ? 'N' : 'n', pstate & PSR_Z_BIT ? 'Z' : 'z', pstate & PSR_C_BIT ? 'C' : 'c', in print_pstate()
[all …]
/device/soc/rockchip/rk3588/kernel/drivers/staging/android/fiq_debugger/
Dfiq_debugger_arm64.c41 regs->pc, regs->pstate, mode_name(regs)); in fiq_debugger_dump_pc()
60 regs->pstate, mode_name(regs)); in fiq_debugger_dump_regs_aarch32()
100 regs->pc, regs->pstate, mode_name(regs)); in fiq_debugger_dump_regs_aarch64()
121 u32 pstate = READ_SPECIAL_REG(CurrentEl); in fiq_debugger_dump_allregs() local
122 bool in_el2 = (pstate & PSR_MODE_MASK) >= PSR_MODE_EL2t; in fiq_debugger_dump_allregs()
/device/soc/rockchip/common/vendor/drivers/staging/android/fiq_debugger/
Dfiq_debugger_arm64.c45 …output->printf(output, " pc %016lx cpsr %08lx mode %s\n", regs->pc, regs->pstate, mode_name(regs)); in fiq_debugger_dump_pc()
60 output->printf(output, " cpsr %08x (%s)\n", regs->pstate, mode_name(regs)); in fiq_debugger_dump_regs_aarch32()
85 output->printf(output, " pc %016lx cpsr %08x (%s)\n", regs->pc, regs->pstate, mode_name(regs)); in fiq_debugger_dump_regs_aarch64()
106 u32 pstate = READ_SPECIAL_REG(CurrentEl); in fiq_debugger_dump_allregs() local
107 bool in_el2 = (pstate & PSR_MODE_MASK) >= PSR_MODE_EL2t; in fiq_debugger_dump_allregs()
/device/soc/rockchip/common/sdk_linux/drivers/gpu/drm/rockchip/
Drockchip_drm_vop.c880 struct drm_plane_state *pstate; in vop_hdr_atomic_check() local
897 pstate = drm_atomic_get_plane_state(state, plane); in vop_hdr_atomic_check()
898 if (IS_ERR(pstate)) { in vop_hdr_atomic_check()
899 return PTR_ERR(pstate); in vop_hdr_atomic_check()
901 vop_plane_state = to_vop_plane_state(pstate); in vop_hdr_atomic_check()
902 if (!pstate->fb) { in vop_hdr_atomic_check()
941 pstate = drm_atomic_get_plane_state(state, plane); in vop_hdr_atomic_check()
942 if (IS_ERR(pstate)) { in vop_hdr_atomic_check()
943 return PTR_ERR(pstate); in vop_hdr_atomic_check()
945 vop_plane_state = to_vop_plane_state(pstate); in vop_hdr_atomic_check()
[all …]
Drockchip_drm_vop2.c845 static inline bool vop2_plane_active(struct drm_plane_state *pstate) in vop2_plane_active() argument
847 if (!pstate || !pstate->fb) { in vop2_plane_active()
2339 struct drm_plane_state *pstate = &vpstate->base; in vop2_setup_csc_mode() local
2341 int is_input_yuv = is_yuv_support(pstate->fb->format->format); in vop2_setup_csc_mode()
3444 static int vop2_cluster_two_win_mode_check(struct drm_plane_state *pstate) in vop2_cluster_two_win_mode_check() argument
3446 struct drm_atomic_state *state = pstate->state; in vop2_cluster_two_win_mode_check()
3447 struct drm_plane *plane = pstate->plane; in vop2_cluster_two_win_mode_check()
3452 int actual_w = drm_rect_width(&pstate->src) >> 0x10; in vop2_cluster_two_win_mode_check()
3455 if (pstate->fb->modifier == DRM_FORMAT_MOD_LINEAR) { in vop2_cluster_two_win_mode_check()
3458 xoffset = pstate->src.x1 >> 0x10; in vop2_cluster_two_win_mode_check()
[all …]
/device/board/isoftstone/yangfan/kernel/src/driv/gpu/rockchip/
Drockchip_drm_vop2.c912 static inline bool vop2_plane_active(struct drm_plane_state *pstate) in vop2_plane_active() argument
914 if (!pstate || !pstate->fb) in vop2_plane_active()
2376 struct drm_plane_state *pstate = &vpstate->base; in vop2_setup_csc_mode() local
2378 int is_input_yuv = is_yuv_support(pstate->fb->format->format); in vop2_setup_csc_mode()
3826 static int vop2_cluster_two_win_mode_check(struct drm_plane_state *pstate) in vop2_cluster_two_win_mode_check() argument
3828 struct drm_atomic_state *state = pstate->state; in vop2_cluster_two_win_mode_check()
3829 struct drm_plane *plane = pstate->plane; in vop2_cluster_two_win_mode_check()
3834 int actual_w = drm_rect_width(&pstate->src) >> 16; in vop2_cluster_two_win_mode_check()
3837 if (pstate->fb->modifier == DRM_FORMAT_MOD_LINEAR) in vop2_cluster_two_win_mode_check()
3840 xoffset = pstate->src.x1 >> 16; in vop2_cluster_two_win_mode_check()
[all …]
/device/soc/rockchip/rk3588/kernel/drivers/gpu/drm/rockchip/
Drockchip_drm_vop2.c870 static inline bool vop2_plane_active(struct drm_plane_state *pstate) in vop2_plane_active() argument
872 if (!pstate || !pstate->fb) in vop2_plane_active()
2334 struct drm_plane_state *pstate = &vpstate->base; in vop2_setup_csc_mode() local
2336 int is_input_yuv = is_yuv_support(pstate->fb->format->format); in vop2_setup_csc_mode()
3445 static int vop2_cluster_two_win_mode_check(struct drm_plane_state *pstate) in vop2_cluster_two_win_mode_check() argument
3447 struct drm_atomic_state *state = pstate->state; in vop2_cluster_two_win_mode_check()
3448 struct drm_plane *plane = pstate->plane; in vop2_cluster_two_win_mode_check()
3453 int actual_w = drm_rect_width(&pstate->src) >> 16; in vop2_cluster_two_win_mode_check()
3456 if (pstate->fb->modifier == DRM_FORMAT_MOD_LINEAR) in vop2_cluster_two_win_mode_check()
3459 xoffset = pstate->src.x1 >> 16; in vop2_cluster_two_win_mode_check()
[all …]
/device/soc/esp/esp32/components/driver/
Dsdmmc_transaction.c80 sdmmc_req_state_t* pstate, sdmmc_event_t* unhandled_events);
393 sdmmc_req_state_t* pstate, sdmmc_event_t* unhandled_events) in process_events() argument
402 ESP_LOGV(TAG, "%s: state=%s evt=%x dma=%x", __func__, s_state_names[*pstate], in process_events()
404 sdmmc_req_state_t next_state = *pstate; in process_events()
466 *pstate = state; in process_events()
/device/soc/rockchip/common/sdk_linux/drivers/opp/
Dof.c798 new_opp->pstate = pm_genpd_opp_to_performance_state(dev, new_opp); in _opp_add_static_v2()
890 if (opp->pstate) { in _of_add_opp_table_v2()
1206 int pstate = -EINVAL; in of_get_required_opp_performance_state() local
1221 pstate = opp->pstate; in of_get_required_opp_performance_state()
1230 return pstate; in of_get_required_opp_performance_state()
Ddebugfs.c121 debugfs_create_u32("performance_state", S_IRUGO, d, &opp->pstate); in opp_debug_create_one()
/device/soc/rockchip/rk3588/kernel/drivers/soc/rockchip/
Dopp.h81 unsigned int pstate; member
/device/soc/rockchip/common/vendor/drivers/firmware/
Drockchip_sip.c306 memcpy(&fiq_pt_regs.pstate, reg_base + 0x110, 0x8); in sip_fiq_debugger_get_pt_regs()
/device/soc/rockchip/rk3588/kernel/drivers/firmware/
Drockchip_sip.c309 memcpy(&fiq_pt_regs.pstate, reg_base + 0x110, 8); in sip_fiq_debugger_get_pt_regs()
/device/board/unionman/unionpi_tiger/kernel/drivers/rtl88x2cs/include/
Drtw_mp.h743 void mp_phy_switch_rf_path_set(PADAPTER pAdapter , u8 *pstate);
/device/board/unionman/unionpi_tiger/kernel/drivers/rtl88x2cs/core/
Drtw_mp.c1224 void mp_phy_switch_rf_path_set(PADAPTER pAdapter , u8 *pstate) in mp_phy_switch_rf_path_set() argument
1227 phy_switch_rf_path_set(pAdapter, pstate); in mp_phy_switch_rf_path_set()
/device/board/hihope/dayu210/kernel/kernel_patch/linux-5.10/dayu210_patch/
Dkernel.patch24030 + struct drm_plane_state *pstate;
24047 + pstate = drm_atomic_get_plane_state(state, plane);
24048 + if (IS_ERR(pstate))
24049 + return PTR_ERR(pstate);
24050 + vop_plane_state = to_vop_plane_state(pstate);
24051 + if (!pstate->fb)
24090 + pstate = drm_atomic_get_plane_state(state, plane);
24091 + if (IS_ERR(pstate))
24092 + return PTR_ERR(pstate);
24093 + vop_plane_state = to_vop_plane_state(pstate);
[all …]