Home
last modified time | relevance | path

Searched refs:HCLK_SDIO (Results 1 – 25 of 27) sorted by relevance

12

/kernel/linux/linux-5.10/include/dt-bindings/clock/
Drk3036-cru.h85 #define HCLK_SDIO 457 macro
Drk3188-cru-common.h109 #define HCLK_SDIO 449 macro
Drk3128-cru.h129 #define HCLK_SDIO 457 macro
Drk3228-cru.h127 #define HCLK_SDIO 457 macro
Drv1108-cru.h144 #define HCLK_SDIO 325 macro
Dpx30-cru.h131 #define HCLK_SDIO 255 macro
Drk3328-cru.h180 #define HCLK_SDIO 318 macro
Drk3308-cru.h149 #define HCLK_SDIO 155 macro
Drk3399-cru.h334 #define HCLK_SDIO 494 macro
/kernel/linux/linux-5.10/drivers/clk/rockchip/
Dclk-rk3036.c400 GATE(HCLK_SDIO, "hclk_sdio", "hclk_peri", 0, RK2928_CLKGATE_CON(5), 11, GFLAGS),
Dclk-rk3128.c497 GATE(HCLK_SDIO, "hclk_sdio", "hclk_peri", 0, RK2928_CLKGATE_CON(5), 11, GFLAGS),
Dclk-rk3228.c559 GATE(HCLK_SDIO, "hclk_sdio", "hclk_peri", 0, RK2928_CLKGATE_CON(11), 1, GFLAGS),
Dclk-rk3328.c731 GATE(HCLK_SDIO, "hclk_sdio", "hclk_peri", 0, RK3328_CLKGATE_CON(19), 1, GFLAGS),
Dclk-rv1108.c730 GATE(HCLK_SDIO, "hclk_sdio", "hclk_periph", 0, RV1108_CLKGATE_CON(15), 1, GFLAGS),
Dclk-rk3188.c474 GATE(HCLK_SDIO, "hclk_sdio", "hclk_peri", 0, RK2928_CLKGATE_CON(5), 11, GFLAGS),
Dclk-px30.c892 GATE(HCLK_SDIO, "hclk_sdio", "hclk_mmc_nand", 0, PX30_CLKGATE_CON(6), 9, GFLAGS),
Dclk-rk3308.c821 GATE(HCLK_SDIO, "hclk_sdio", "hclk_peri", 0, RK3308_CLKGATE_CON(9), 8, GFLAGS),
Dclk-rk3399.c1024 GATE(HCLK_SDIO, "hclk_sdio", "hclk_perilp1", 0, RK3399_CLKGATE_CON(34), 4, GFLAGS),
/kernel/linux/linux-5.10/arch/arm/boot/dts/
Drk3xxx.dtsi262 clocks = <&cru HCLK_SDIO>, <&cru SCLK_SDIO>;
Drk3036.dtsi246 clocks = <&cru HCLK_SDIO>, <&cru SCLK_SDIO>,
Drv1108.dtsi471 clocks = <&cru HCLK_SDIO>, <&cru SCLK_SDIO>,
Drk322x.dtsi683 clocks = <&cru HCLK_SDIO>, <&cru SCLK_SDIO>,
/kernel/linux/linux-5.10/arch/arm64/boot/dts/rockchip/
Dpx30.dtsi272 <&cru HCLK_SDIO>,
948 clocks = <&cru HCLK_SDIO>, <&cru SCLK_SDIO>,
Drk3399.dtsi306 clocks = <&cru HCLK_SDIO>, <&cru SCLK_SDIO>,
1061 clocks = <&cru HCLK_SDIO>;
Drk3308.dtsi622 clocks = <&cru HCLK_SDIO>, <&cru SCLK_SDIO>,

12