Home
last modified time | relevance | path

Searched refs:enable_mask (Results 1 – 25 of 239) sorted by relevance

12345678910

/kernel/linux/linux-5.10/drivers/clk/qcom/
Dgcc-msm8660.c45 .enable_mask = BIT(8),
122 .enable_mask = BIT(11),
138 .enable_mask = BIT(9),
173 .enable_mask = BIT(11),
189 .enable_mask = BIT(9),
224 .enable_mask = BIT(11),
240 .enable_mask = BIT(9),
275 .enable_mask = BIT(11),
291 .enable_mask = BIT(9),
326 .enable_mask = BIT(11),
[all …]
Dgcc-mdm9615.c58 .enable_mask = BIT(0),
69 .enable_mask = BIT(4),
96 .enable_mask = BIT(8),
123 .enable_mask = BIT(11),
206 .enable_mask = BIT(11),
222 .enable_mask = BIT(9),
257 .enable_mask = BIT(11),
273 .enable_mask = BIT(9),
308 .enable_mask = BIT(11),
324 .enable_mask = BIT(9),
[all …]
Dgcc-sdm845.c158 .enable_mask = BIT(0),
173 .enable_mask = BIT(4),
1021 .enable_mask = BIT(0),
1036 .enable_mask = BIT(0),
1056 .enable_mask = BIT(0),
1074 .enable_mask = BIT(0),
1092 .enable_mask = BIT(0),
1110 .enable_mask = BIT(0),
1130 .enable_mask = BIT(10),
1145 .enable_mask = BIT(0),
[all …]
Dgcc-ipq806x.c46 .enable_mask = BIT(0),
73 .enable_mask = BIT(4),
100 .enable_mask = BIT(8),
205 .enable_mask = BIT(14),
362 .enable_mask = BIT(11),
378 .enable_mask = BIT(9),
413 .enable_mask = BIT(11),
429 .enable_mask = BIT(9),
464 .enable_mask = BIT(11),
480 .enable_mask = BIT(9),
[all …]
Dgcc-sm8150.c42 .enable_mask = BIT(0),
85 .enable_mask = BIT(7),
103 .enable_mask = BIT(9),
1114 .enable_mask = BIT(0),
1129 .enable_mask = BIT(0),
1148 .enable_mask = BIT(1),
1167 .enable_mask = BIT(0),
1186 .enable_mask = BIT(1),
1203 .enable_mask = BIT(0),
1220 .enable_mask = BIT(0),
[all …]
Dgcc-msm8960.c46 .enable_mask = BIT(4),
73 .enable_mask = BIT(8),
258 .enable_mask = BIT(14),
348 .enable_mask = BIT(11),
364 .enable_mask = BIT(9),
399 .enable_mask = BIT(11),
415 .enable_mask = BIT(9),
450 .enable_mask = BIT(11),
466 .enable_mask = BIT(9),
501 .enable_mask = BIT(11),
[all …]
Dgcc-msm8996.c187 .enable_mask = BIT(0),
223 .enable_mask = BIT(0),
238 .enable_mask = BIT(2),
254 .enable_mask = BIT(4),
1274 .enable_mask = BIT(0),
1289 .enable_mask = BIT(0),
1304 .enable_mask = BIT(0),
1319 .enable_mask = BIT(0),
1334 .enable_mask = BIT(0),
1347 .enable_mask = BIT(0),
[all …]
Dgcc-sm8250.c41 .enable_mask = BIT(0),
80 .enable_mask = BIT(4),
97 .enable_mask = BIT(9),
1063 .enable_mask = BIT(0),
1078 .enable_mask = BIT(0),
1098 .enable_mask = BIT(0),
1116 .enable_mask = BIT(0),
1134 .enable_mask = BIT(0),
1154 .enable_mask = BIT(10),
1167 .enable_mask = BIT(0),
[all …]
Dmmcc-msm8960.c192 .enable_mask = BIT(2),
207 .enable_mask = BIT(0),
241 .enable_mask = BIT(2),
256 .enable_mask = BIT(0),
290 .enable_mask = BIT(2),
305 .enable_mask = BIT(0),
345 .enable_mask = BIT(2),
360 .enable_mask = BIT(0),
376 .enable_mask = BIT(8),
409 .enable_mask = BIT(2),
[all …]
Dmmcc-apq8084.c232 .enable_mask = BIT(0),
259 .enable_mask = BIT(1),
1104 .enable_mask = BIT(0),
1119 .enable_mask = BIT(0),
1136 .enable_mask = BIT(0),
1153 .enable_mask = BIT(0),
1170 .enable_mask = BIT(0),
1187 .enable_mask = BIT(0),
1204 .enable_mask = BIT(0),
1221 .enable_mask = BIT(0),
[all …]
Dmmcc-msm8974.c197 .enable_mask = BIT(0),
224 .enable_mask = BIT(1),
926 .enable_mask = BIT(0),
942 .enable_mask = BIT(0),
959 .enable_mask = BIT(0),
975 .enable_mask = BIT(0),
992 .enable_mask = BIT(0),
1009 .enable_mask = BIT(0),
1026 .enable_mask = BIT(0),
1043 .enable_mask = BIT(0),
[all …]
Dgcc-sc7180.c41 .enable_mask = BIT(0),
94 .enable_mask = BIT(1),
112 .enable_mask = BIT(4),
130 .enable_mask = BIT(6),
148 .enable_mask = BIT(7),
847 .enable_mask = BIT(0),
865 .enable_mask = BIT(0),
885 .enable_mask = BIT(10),
900 .enable_mask = BIT(0),
913 .enable_mask = BIT(0),
[all …]
Dgcc-ipq8074.c399 .enable_mask = BIT(0),
444 .enable_mask = BIT(2),
477 .enable_mask = BIT(5),
511 .enable_mask = BIT(7),
559 .enable_mask = BIT(6),
591 .enable_mask = BIT(4),
657 .enable_mask = BIT(1),
1255 .enable_mask = BIT(1),
2029 .enable_mask = BIT(0),
2046 .enable_mask = BIT(0),
[all …]
Dgcc-apq8084.c119 .enable_mask = BIT(0),
182 .enable_mask = BIT(1),
209 .enable_mask = BIT(4),
281 .enable_mask = BIT(0),
298 .enable_mask = BIT(0),
1324 .enable_mask = BIT(0),
1378 .enable_mask = BIT(12),
1395 .enable_mask = BIT(17),
1411 .enable_mask = BIT(0),
1428 .enable_mask = BIT(0),
[all …]
Dgcc-qcs404.c293 .enable_mask = BIT(23),
310 .enable_mask = BIT(0),
327 .enable_mask = BIT(0),
343 .enable_mask = BIT(1),
389 .enable_mask = BIT(5),
417 .enable_mask = BIT(7),
1238 .enable_mask = BIT(14),
1256 .enable_mask = BIT(1),
1269 .enable_mask = BIT(0),
1286 .enable_mask = BIT(0),
[all …]
Dgcc-sdm660.c158 .enable_mask = BIT(0),
195 .enable_mask = BIT(1),
232 .enable_mask = BIT(4),
985 .enable_mask = BIT(0),
1002 .enable_mask = BIT(0),
1019 .enable_mask = BIT(0),
1032 .enable_mask = BIT(22),
1045 .enable_mask = BIT(0),
1058 .enable_mask = BIT(17),
1071 .enable_mask = BIT(0),
[all …]
Dmmcc-msm8996.c265 .enable_mask = BIT(0),
295 .enable_mask = BIT(1),
1233 .enable_mask = BIT(0),
1248 .enable_mask = BIT(0),
1263 .enable_mask = BIT(0),
1278 .enable_mask = BIT(0),
1292 .enable_mask = BIT(0),
1307 .enable_mask = BIT(0),
1322 .enable_mask = BIT(0),
1337 .enable_mask = BIT(0),
[all …]
Dgcc-msm8974.c75 .enable_mask = BIT(0),
138 .enable_mask = BIT(1),
165 .enable_mask = BIT(4),
1040 .enable_mask = BIT(26),
1056 .enable_mask = BIT(12),
1073 .enable_mask = BIT(17),
1089 .enable_mask = BIT(0),
1106 .enable_mask = BIT(0),
1123 .enable_mask = BIT(0),
1140 .enable_mask = BIT(0),
[all …]
Dgcc-msm8998.c143 .enable_mask = BIT(0),
204 .enable_mask = BIT(1),
265 .enable_mask = BIT(2),
326 .enable_mask = BIT(3),
387 .enable_mask = BIT(4),
1194 .enable_mask = BIT(0),
1207 .enable_mask = BIT(0),
1225 .enable_mask = BIT(0),
1243 .enable_mask = BIT(0),
1256 .enable_mask = BIT(0),
[all …]
Dgcc-msm8994.c70 .enable_mask = BIT(0),
98 .enable_mask = BIT(4),
1052 .enable_mask = BIT(17),
1065 .enable_mask = BIT(0),
1083 .enable_mask = BIT(0),
1101 .enable_mask = BIT(0),
1119 .enable_mask = BIT(0),
1137 .enable_mask = BIT(0),
1155 .enable_mask = BIT(0),
1173 .enable_mask = BIT(0),
[all …]
Dgcc-msm8916.c277 .enable_mask = BIT(0),
304 .enable_mask = BIT(1),
331 .enable_mask = BIT(2),
358 .enable_mask = BIT(3),
1225 .enable_mask = BIT(0),
1242 .enable_mask = BIT(0),
1304 .enable_mask = BIT(0),
1335 .enable_mask = BIT(0),
1366 .enable_mask = BIT(0),
1401 .enable_mask = BIT(0),
[all …]
Dcamcc-sdm845.c661 .enable_mask = BIT(0),
679 .enable_mask = BIT(0),
697 .enable_mask = BIT(0),
710 .enable_mask = BIT(0),
728 .enable_mask = BIT(0),
741 .enable_mask = BIT(0),
754 .enable_mask = BIT(0),
772 .enable_mask = BIT(0),
790 .enable_mask = BIT(0),
808 .enable_mask = BIT(0),
[all …]
Dgcc-msm8939.c73 .enable_mask = BIT(0),
104 .enable_mask = BIT(1),
135 .enable_mask = BIT(2),
166 .enable_mask = BIT(3),
197 .enable_mask = BIT(4),
244 .enable_mask = BIT(5),
290 .enable_mask = BIT(6),
321 .enable_mask = BIT(7),
1548 .enable_mask = BIT(0),
1565 .enable_mask = BIT(0),
[all …]
Dgcc-ipq6018.c57 .enable_mask = BIT(0),
114 .enable_mask = BIT(6),
145 .enable_mask = BIT(7),
176 .enable_mask = BIT(5),
227 .enable_mask = BIT(2),
258 .enable_mask = BIT(4),
405 .enable_mask = BIT(1),
451 .enable_mask = BIT(1),
1849 .enable_mask = BIT(0),
1866 .enable_mask = BIT(14),
[all …]
/kernel/linux/linux-5.10/arch/arm/mach-ep93xx/
Dclock.c33 u32 enable_mask; member
54 .enable_mask = EP93XX_SYSCON_DEVCFG_U1EN,
61 .enable_mask = EP93XX_SYSCON_DEVCFG_U2EN,
68 .enable_mask = EP93XX_SYSCON_DEVCFG_U3EN,
89 .enable_mask = EP93XX_SYSCON_PWRCNT_USH_EN,
95 .enable_mask = EP93XX_SYSCON_KEYTCHCLKDIV_KEN,
102 .enable_mask = EP93XX_SYSCON_KEYTCHCLKDIV_TSEN,
117 .enable_mask = EP93XX_SYSCON_CLKDIV_ENABLE,
124 .enable_mask = EP93XX_SYSCON_CLKDIV_ENABLE,
132 .enable_mask = EP93XX_SYSCON_I2SCLKDIV_SENA,
[all …]

12345678910