Home
last modified time | relevance | path

Searched refs:ucode (Results 1 – 25 of 76) sorted by relevance

1234

/kernel/linux/linux-5.10/drivers/net/wireless/broadcom/brcm80211/brcmsmac/
Ducode_loader.c40 int brcms_ucode_data_init(struct brcms_info *wl, struct brcms_ucode *ucode) in brcms_ucode_data_init() argument
47 brcms_ucode_init_buf(wl, (void **)&ucode->d11lcn0bsinitvals24, in brcms_ucode_data_init()
50 rc : brcms_ucode_init_buf(wl, (void **)&ucode->d11lcn0initvals24, in brcms_ucode_data_init()
53 rc : brcms_ucode_init_buf(wl, (void **)&ucode->d11lcn1bsinitvals24, in brcms_ucode_data_init()
56 rc : brcms_ucode_init_buf(wl, (void **)&ucode->d11lcn1initvals24, in brcms_ucode_data_init()
59 brcms_ucode_init_buf(wl, (void **)&ucode->d11lcn2bsinitvals24, in brcms_ucode_data_init()
62 rc : brcms_ucode_init_buf(wl, (void **)&ucode->d11lcn2initvals24, in brcms_ucode_data_init()
65 rc : brcms_ucode_init_buf(wl, (void **)&ucode->d11n0absinitvals16, in brcms_ucode_data_init()
68 rc : brcms_ucode_init_buf(wl, (void **)&ucode->d11n0bsinitvals16, in brcms_ucode_data_init()
71 rc : brcms_ucode_init_buf(wl, (void **)&ucode->d11n0initvals16, in brcms_ucode_data_init()
[all …]
Ducode_loader.h46 int brcms_ucode_data_init(struct brcms_info *wl, struct brcms_ucode *ucode);
48 void brcms_ucode_data_free(struct brcms_ucode *ucode);
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/amdgpu/
Damdgpu_ucode.c469 struct amdgpu_firmware_info *ucode, in amdgpu_ucode_init_single_fw() argument
478 if (NULL == ucode->fw) in amdgpu_ucode_init_single_fw()
481 ucode->mc_addr = mc_addr; in amdgpu_ucode_init_single_fw()
482 ucode->kaddr = kptr; in amdgpu_ucode_init_single_fw()
484 if (ucode->ucode_id == AMDGPU_UCODE_ID_STORAGE) in amdgpu_ucode_init_single_fw()
487 header = (const struct common_firmware_header *)ucode->fw->data; in amdgpu_ucode_init_single_fw()
488 cp_hdr = (const struct gfx_firmware_header_v1_0 *)ucode->fw->data; in amdgpu_ucode_init_single_fw()
489 dmcu_hdr = (const struct dmcu_firmware_header_v1_0 *)ucode->fw->data; in amdgpu_ucode_init_single_fw()
490 dmcub_hdr = (const struct dmcub_firmware_header_v1_0 *)ucode->fw->data; in amdgpu_ucode_init_single_fw()
491 mes_hdr = (const struct mes_firmware_header_v1_0 *)ucode->fw->data; in amdgpu_ucode_init_single_fw()
[all …]
Damdgpu_psp.c245 struct amdgpu_firmware_info *ucode, in psp_cmd_submit_buf() argument
299 if (ucode) in psp_cmd_submit_buf()
301 ucode->ucode_id); in psp_cmd_submit_buf()
314 if (ucode) { in psp_cmd_submit_buf()
315 ucode->tmr_mc_addr_lo = psp->cmd_buf_mem->resp.fw_addr_lo; in psp_cmd_submit_buf()
316 ucode->tmr_mc_addr_hi = psp->cmd_buf_mem->resp.fw_addr_hi; in psp_cmd_submit_buf()
1697 static int psp_get_fw_type(struct amdgpu_firmware_info *ucode, in psp_get_fw_type() argument
1700 switch (ucode->ucode_id) { in psp_get_fw_type()
1812 struct amdgpu_firmware_info *ucode) in psp_print_fw_hdr() argument
1817 switch (ucode->ucode_id) { in psp_print_fw_hdr()
[all …]
Damdgpu_cgs.c213 struct amdgpu_firmware_info *ucode; in amdgpu_cgs_get_firmware_info() local
216 ucode = &adev->firmware.ucode[id]; in amdgpu_cgs_get_firmware_info()
217 if (ucode->fw == NULL) in amdgpu_cgs_get_firmware_info()
220 gpu_addr = ucode->mc_addr; in amdgpu_cgs_get_firmware_info()
221 header = (const struct gfx_firmware_header_v1_0 *)ucode->fw->data; in amdgpu_cgs_get_firmware_info()
230 info->kptr = ucode->kaddr; in amdgpu_cgs_get_firmware_info()
248 struct amdgpu_firmware_info *ucode = NULL; in amdgpu_cgs_get_firmware_info() local
453 ucode = &adev->firmware.ucode[AMDGPU_UCODE_ID_SMC]; in amdgpu_cgs_get_firmware_info()
454 ucode->ucode_id = AMDGPU_UCODE_ID_SMC; in amdgpu_cgs_get_firmware_info()
455 ucode->fw = adev->pm.fw; in amdgpu_cgs_get_firmware_info()
[all …]
/kernel/linux/linux-5.10/drivers/crypto/marvell/octeontx/
Dotx_cptpf_ucode.c97 static void set_ucode_filename(struct otx_cpt_ucode *ucode, in set_ucode_filename() argument
100 strlcpy(ucode->filename, filename, OTX_CPT_UCODE_NAME_LENGTH); in set_ucode_filename()
188 eng_grp->g->grp[eng_grp->mirror.idx].ucode[0].align_dma; in cpt_set_ucode_base()
190 dma_addr = eng_grp->ucode[0].align_dma; in cpt_set_ucode_base()
325 set_ucode_filename(&tar_info->ucode, filename); in process_tar_file()
326 memcpy(tar_info->ucode.ver_str, ucode_hdr->ver_str, in process_tar_file()
328 tar_info->ucode.ver_num = ucode_hdr->ver_num; in process_tar_file()
329 tar_info->ucode.type = ucode_type; in process_tar_file()
330 tar_info->ucode.size = ucode_size; in process_tar_file()
360 if (!is_eng_type(curr->ucode.type, ucode_type)) in get_uc_from_tar_archive()
[all …]
Dotx_cptpf_mbox.c140 struct otx_cpt_ucode *ucode; in otx_cpt_bind_vq_to_grp() local
165 ucode = &eng_grp->g->grp[eng_grp->mirror.idx].ucode[0]; in otx_cpt_bind_vq_to_grp()
167 ucode = &eng_grp->ucode[0]; in otx_cpt_bind_vq_to_grp()
169 if (otx_cpt_uc_supports_eng_type(ucode, OTX_CPT_SE_TYPES)) in otx_cpt_bind_vq_to_grp()
171 else if (otx_cpt_uc_supports_eng_type(ucode, OTX_CPT_AE_TYPES)) in otx_cpt_bind_vq_to_grp()
Dotx_cptpf_ucode.h97 struct otx_cpt_ucode ucode;/* microcode information */ member
115 struct otx_cpt_ucode *ucode; /* ucode used by these engines */ member
141 struct otx_cpt_ucode ucode[OTX_CPT_MAX_ETYPES_PER_GRP]; member
176 int otx_cpt_uc_supports_eng_type(struct otx_cpt_ucode *ucode, int eng_type);
/kernel/linux/linux-5.10/drivers/soc/fsl/qe/
Dqe.c405 const struct qe_microcode *ucode) in qe_upload_microcode() argument
407 const __be32 *code = base + be32_to_cpu(ucode->code_offset); in qe_upload_microcode()
410 if (ucode->major || ucode->minor || ucode->revision) in qe_upload_microcode()
413 ucode->id, ucode->major, ucode->minor, ucode->revision); in qe_upload_microcode()
416 "uploading microcode '%s'\n", ucode->id); in qe_upload_microcode()
419 qe_iowrite32be(be32_to_cpu(ucode->iram_offset) | QE_IRAM_IADD_AIE | QE_IRAM_IADD_BADDR, in qe_upload_microcode()
422 for (i = 0; i < be32_to_cpu(ucode->count); i++) in qe_upload_microcode()
534 const struct qe_microcode *ucode = &firmware->microcode[i]; in qe_upload_firmware() local
537 if (ucode->code_offset) in qe_upload_firmware()
538 qe_upload_microcode(firmware, ucode); in qe_upload_firmware()
[all …]
/kernel/linux/linux-5.10/Documentation/x86/
Dmicrocode.rst71 if [ -d /lib/firmware/amd-ucode ]; then
72 cat /lib/firmware/amd-ucode/microcode_amd*.bin > $DSTDIR/AuthenticAMD.bin
75 if [ -d /lib/firmware/intel-ucode ]; then
76 cat /lib/firmware/intel-ucode/* > $DSTDIR/GenuineIntel.bin
79 find . | cpio -o -H newc >../ucode.cpio
82 cat ucode.cpio $INITRD.orig > $INITRD
110 /lib/firmware/{intel-ucode,amd-ucode}. The default distro installation
122 CONFIG_EXTRA_FIRMWARE="intel-ucode/06-3a-09 amd-ucode/microcode_amd_fam15h.bin"
128 |-- amd-ucode
132 |-- intel-ucode
Dtsx_async_abort.rst46 ucode needed Mitigation is enabled. CPU is affected and MD_CLEAR is not
71 …0 1 0 HW default No Need ucode update Need ucode up…
86 …0 1 0 HW default No Need ucode update Need ucode up…
101 …0 1 0 HW default No Need ucode update Need ucode up…
/kernel/linux/linux-5.10/drivers/crypto/cavium/nitrox/
Dnitrox_main.c69 struct ucode { struct
123 struct ucode *ucode; in nitrox_load_fw() local
141 ucode = (struct ucode *)fw->data; in nitrox_load_fw()
143 ucode_size = be32_to_cpu(ucode->code_size) * 2; in nitrox_load_fw()
150 ucode_data = ucode->code; in nitrox_load_fw()
153 memcpy(&ndev->hw.fw_name[0][0], ucode->version, (VERSION_LEN - 2)); in nitrox_load_fw()
192 ucode = (struct ucode *)fw->data; in nitrox_load_fw()
194 ucode_size = be32_to_cpu(ucode->code_size) * 2; in nitrox_load_fw()
201 ucode_data = ucode->code; in nitrox_load_fw()
204 memcpy(&ndev->hw.fw_name[1][0], ucode->version, (VERSION_LEN - 2)); in nitrox_load_fw()
/kernel/linux/linux-5.10/drivers/input/touchscreen/
Dhideep.c412 const __be32 *ucode, size_t xfer_count) in hideep_program_page() argument
438 val = be32_to_cpu(ucode[0]); in hideep_program_page()
442 ucode, xfer_count); in hideep_program_page()
444 val = be32_to_cpu(ucode[xfer_count - 1]); in hideep_program_page()
461 const __be32 *ucode, size_t ucode_len) in hideep_program_nvm() argument
476 xfer_count = xfer_len / sizeof(*ucode); in hideep_program_nvm()
488 if (memcmp(ucode, current_ucode, xfer_len)) { in hideep_program_nvm()
490 ucode, xfer_count); in hideep_program_nvm()
501 ucode += xfer_count; in hideep_program_nvm()
510 const __be32 *ucode, size_t ucode_len) in hideep_verify_nvm() argument
[all …]
/kernel/linux/linux-5.10/drivers/net/wireless/intel/iwlwifi/
Diwl-drv.c515 struct iwl_ucode_header *ucode = (void *)ucode_raw->data; in iwl_parse_v1_v2_firmware() local
520 drv->fw.ucode_ver = le32_to_cpu(ucode->ver); in iwl_parse_v1_v2_firmware()
530 build = le32_to_cpu(ucode->u.v2.build); in iwl_parse_v1_v2_firmware()
532 le32_to_cpu(ucode->u.v2.inst_size)); in iwl_parse_v1_v2_firmware()
534 le32_to_cpu(ucode->u.v2.data_size)); in iwl_parse_v1_v2_firmware()
536 le32_to_cpu(ucode->u.v2.init_size)); in iwl_parse_v1_v2_firmware()
538 le32_to_cpu(ucode->u.v2.init_data_size)); in iwl_parse_v1_v2_firmware()
539 src = ucode->u.v2.data; in iwl_parse_v1_v2_firmware()
551 le32_to_cpu(ucode->u.v1.inst_size)); in iwl_parse_v1_v2_firmware()
553 le32_to_cpu(ucode->u.v1.data_size)); in iwl_parse_v1_v2_firmware()
[all …]
/kernel/linux/linux-5.10/arch/x86/kernel/cpu/microcode/
Damd.c296 static size_t parse_container(u8 *ucode, size_t size, struct cont_desc *desc) in parse_container() argument
300 u32 *hdr = (u32 *)ucode; in parse_container()
304 if (!verify_equivalence_table(ucode, size, true)) in parse_container()
307 buf = ucode; in parse_container()
362 desc->data = ucode; in parse_container()
376 static void scan_containers(u8 *ucode, size_t size, struct cont_desc *desc) in scan_containers() argument
379 size_t s = parse_container(ucode, size, desc); in scan_containers()
385 ucode += s; in scan_containers()
419 apply_microcode_early_amd(u32 cpuid_1_eax, void *ucode, size_t size, bool save_patch) in apply_microcode_early_amd() argument
437 scan_containers(ucode, size, &desc); in apply_microcode_early_amd()
/kernel/linux/linux-5.10/drivers/gpu/drm/nouveau/nvkm/engine/gr/
Dgk110b.c124 .fecs.ucode = &gk110_gr_fecs_ucode,
125 .gpccs.ucode = &gk110_gr_gpccs_ucode,
Dgf104.c133 .fecs.ucode = &gf100_gr_fecs_ucode,
134 .gpccs.ucode = &gf100_gr_gpccs_ucode,
Dgf110.c105 .fecs.ucode = &gf100_gr_fecs_ucode,
106 .gpccs.ucode = &gf100_gr_gpccs_ucode,
Dctxnv40.h13 u32 *ucode; member
27 u32 *ctxprog = ctx->ucode; in cp_out()
61 u32 *ctxprog = ctx->ucode; in cp_name()
Dgf108.c131 .fecs.ucode = &gf100_gr_fecs_ucode,
132 .gpccs.ucode = &gf100_gr_gpccs_ucode,
Dgf119.c196 .fecs.ucode = &gf100_gr_fecs_ucode,
197 .gpccs.ucode = &gf100_gr_gpccs_ucode,
Dgk208.c182 .fecs.ucode = &gk208_gr_fecs_ucode,
183 .gpccs.ucode = &gk208_gr_gpccs_ucode,
Dgf117.c169 .fecs.ucode = &gf117_gr_fecs_ucode,
170 .gpccs.ucode = &gf117_gr_gpccs_ucode,
Dgk110.c372 .fecs.ucode = &gk110_gr_fecs_ucode,
373 .gpccs.ucode = &gk110_gr_gpccs_ucode,
/kernel/linux/linux-5.10/drivers/gpu/drm/nouveau/nvkm/subdev/acr/
Dgm200.c340 hsfw->image_size, 0x1000, false, &hsf->ucode); in gm200_acr_hsfw_load()
344 nvkm_kmap(hsf->ucode); in gm200_acr_hsfw_load()
345 nvkm_wobj(hsf->ucode, 0, hsfw->image, hsfw->image_size); in gm200_acr_hsfw_load()
346 nvkm_done(hsf->ucode); in gm200_acr_hsfw_load()
348 ret = nvkm_vmm_get(acr->vmm, 12, nvkm_memory_size(hsf->ucode), in gm200_acr_hsfw_load()
353 ret = nvkm_memory_map(hsf->ucode, 0, acr->vmm, hsf->vma, NULL, 0); in gm200_acr_hsfw_load()

1234