| /kernel/linux/linux-5.10/drivers/staging/vt6656/ |
| D | mac.c | 82 int vnt_mac_reg_bits_off(struct vnt_private *priv, u8 reg_ofs, u8 bits) in vnt_mac_reg_bits_off() argument
89 return vnt_control_out(priv, MESSAGE_TYPE_WRITE_MASK, reg_ofs, in vnt_mac_reg_bits_off()
93 int vnt_mac_reg_bits_on(struct vnt_private *priv, u8 reg_ofs, u8 bits) in vnt_mac_reg_bits_on() argument
100 return vnt_control_out(priv, MESSAGE_TYPE_WRITE_MASK, reg_ofs, in vnt_mac_reg_bits_on()
104 int vnt_mac_write_word(struct vnt_private *priv, u8 reg_ofs, u16 word) in vnt_mac_write_word() argument
111 return vnt_control_out(priv, MESSAGE_TYPE_WRITE, reg_ofs, in vnt_mac_write_word()
|
| D | mac.h | 364 int vnt_mac_reg_bits_off(struct vnt_private *priv, u8 reg_ofs, u8 bits);
365 int vnt_mac_reg_bits_on(struct vnt_private *priv, u8 reg_ofs, u8 bits);
366 int vnt_mac_write_word(struct vnt_private *priv, u8 reg_ofs, u16 word);
|
| /kernel/linux/linux-5.10/arch/arm/mach-bcm/ |
| D | platsmp-brcmstb.c | 140 const int reg_ofs = cpu_logical_map(cpu) * 8; in cpu_set_boot_addr() local
141 writel_relaxed(0, hif_cont_block + hif_cont_reg + reg_ofs); in cpu_set_boot_addr()
142 writel_relaxed(boot_addr, hif_cont_block + hif_cont_reg + 4 + reg_ofs); in cpu_set_boot_addr()
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/imx/dcss/ |
| D | dcss-ctxld.c | 341 u32 reg_ofs) in dcss_ctxld_write_irqsafe() argument
357 ctx[ctx_id][item_idx].ofs = reg_ofs; in dcss_ctxld_write_irqsafe()
362 u32 val, u32 reg_ofs) in dcss_ctxld_write() argument
365 dcss_ctxld_write_irqsafe(ctxld, ctx_id, val, reg_ofs); in dcss_ctxld_write()
|
| D | dcss-dev.h | 117 u32 reg_ofs);
|
| /kernel/linux/linux-5.10/drivers/clk/ |
| D | clk-cdce925.c | 227 u8 reg_ofs = data->index * CDCE925_OFFSET_PLL; in cdce925_pll_prepare() local
233 reg_ofs + CDCE925_PLL_MUX_OUTPUTS, 0x80, 0x80); in cdce925_pll_prepare()
262 reg_ofs + CDCE925_PLL_MULDIV + i, pll[i]); in cdce925_pll_prepare()
265 reg_ofs + CDCE925_PLL_MUX_OUTPUTS, 0x80, 0x00); in cdce925_pll_prepare()
274 u8 reg_ofs = data->index * CDCE925_OFFSET_PLL; in cdce925_pll_unprepare() local
277 reg_ofs + CDCE925_PLL_MUX_OUTPUTS, 0x80, 0x80); in cdce925_pll_unprepare()
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/stm/ |
| D | ltdc.h | 17 u32 reg_ofs; /* register offset for applicable regs */ member
|
| D | ltdc.c | 55 #define REG_OFS (ldev->caps.reg_ofs)
1163 ldev->caps.reg_ofs = REG_OFS_NONE; in ltdc_get_caps()
1179 ldev->caps.reg_ofs = REG_OFS_4; in ltdc_get_caps()
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/exynos/ |
| D | exynos_drm_dsi.c | 243 const unsigned int *reg_ofs; member
325 writel(val, dsi->reg_base + dsi->driver_data->reg_ofs[idx]); in exynos_dsi_write()
330 return readl(dsi->reg_base + dsi->driver_data->reg_ofs[idx]); in exynos_dsi_read()
454 .reg_ofs = exynos_reg_ofs,
466 .reg_ofs = exynos_reg_ofs,
478 .reg_ofs = exynos_reg_ofs,
488 .reg_ofs = exynos5433_reg_ofs,
499 .reg_ofs = exynos5433_reg_ofs,
|
| /kernel/linux/linux-5.10/drivers/clk/mediatek/ |
| D | clk-mt8173.c | 920 u32 reg_ofs; member
927 .reg_ofs = _reg_ofs, \
1016 base + cku->reg_ofs); in mtk_apmixedsys_init()
|
| /kernel/linux/patches/linux-5.10/imx8mm_patch/patches/drivers/ |
| D | 0020_linux_drivers_gpu.patch | 15350 + u32 reg_ofs = csc_base_ofs[csc_to_use] + i * sizeof(u32);
15352 + dcss_hdr10_write(ch, map[i], reg_ofs);
15381 + u32 reg_ofs = lut_base_ofs + i * sizeof(u32);
15383 + dcss_hdr10_write(ch, map[i], reg_ofs);
|