Searched full:sdr25 (Results 1 – 25 of 76) sorted by relevance
1234
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/mmc/ |
| D | sdhci-am654.yaml | 75 ti,otap-del-sel-sdr25:
76 description: Output tap delay for SD UHS SDR25 timing
145 ti,itap-del-sel-sdr25:
146 description: Input tap delay for SD UHS SDR25 timing
|
| D | cdns,sdhci.yaml | 55 cdns,phy-input-delay-sd-uhs-sdr25:
56 description: Value of the delay in the input path for SD UHS SDR25 timing
|
| D | sdhci-omap.txt | 14 - pinctrl-names: Should be subset of "default", "hs", "sdr12", "sdr25", "sdr50",
|
| D | socionext,uniphier-sd.yaml | 99 sd-uhs-sdr25;
|
| D | k3-dw-mshc.txt | 60 sd-uhs-sdr25;
|
| D | mmc-controller.yaml | 136 sd-uhs-sdr25:
139 SD UHS SDR25 speed is supported.
|
| D | marvell,xenon-sdhci.txt | 84 always occur with PHY enabled in eMMC HS SDR, SD SDR12, SD SDR25,
|
| /kernel/linux/linux-5.10/arch/arm64/boot/dts/freescale/ |
| D | fsl-lx2160a-clearfog-itx.dtsi | 30 sd-uhs-sdr25;
|
| D | fsl-ls1012a-rdb.dts | 24 sd-uhs-sdr25;
|
| D | fsl-lx2160a-rdb.dts | 69 sd-uhs-sdr25;
|
| D | fsl-ls1046a-rdb.dts | 42 sd-uhs-sdr25;
|
| D | fsl-ls1028a-rdb.dts | 89 sd-uhs-sdr25;
|
| D | fsl-ls1028a-kontron-sl28.dts | 96 sd-uhs-sdr25;
|
| /kernel/linux/linux-5.10/arch/arm/boot/dts/ |
| D | imx6qdl-colibri-v1_1-uhs.dtsi | 41 sd-uhs-sdr25;
|
| D | rk3288-veyron-sdmmc.dtsi | 84 sd-uhs-sdr25;
|
| D | dra7-evm.dts | 389 …pinctrl-names = "default", "hs", "sdr12", "sdr25", "sdr50", "ddr50-rev11", "sdr104-rev11", "ddr50"…
420 …mes = "default-rev11", "default", "hs-rev11", "hs", "sdr12-rev11", "sdr12", "sdr25-rev11", "sdr25";
|
| D | dra72-evm.dts | 94 pinctrl-names = "default", "hs", "sdr12", "sdr25", "sdr50", "ddr50", "sdr104";
|
| D | imx6ull-colibri-eval-v3.dtsi | 174 sd-uhs-sdr25;
|
| D | dra72-evm-revc.dts | 124 pinctrl-names = "default", "hs", "sdr12", "sdr25", "sdr50", "ddr50", "sdr104";
|
| D | am335x-shc.dts | 224 sd-uhs-sdr25;
235 sd-uhs-sdr25;
|
| D | rk3288-phycore-rdk.dts | 232 sd-uhs-sdr25;
|
| /kernel/linux/linux-5.10/drivers/mmc/host/ |
| D | dw_mmc-k3.c | 81 {6, 0, 2, 2,}, /* 4: SDR25 */
93 {6, 0, 0, 0,}, /* 4: SDR25 */
|
| D | sdhci-acpi.c | 669 * a) The clock divisor for SDR12, SDR25, and SDR50 is too small. in sdhci_acpi_emmc_amd_probe_slot()
671 * acceptable. i.e., SDR12 = 25 MHz, SDR25 = 50 MHz, SDR50 = in sdhci_acpi_emmc_amd_probe_slot()
682 * SDR25 => 25 MHz, SDR50 => 50 MHz. Additionally the HS200 and in sdhci_acpi_emmc_amd_probe_slot()
|
| /kernel/linux/linux-5.10/arch/arm64/boot/dts/rockchip/ |
| D | rk3308-roc-cc.dts | 175 sd-uhs-sdr25;
|
| /kernel/linux/linux-5.10/arch/arm64/boot/dts/amlogic/ |
| D | meson-gxbb-p20x.dtsi | 197 sd-uhs-sdr25;
|
1234