Searched refs:SW_RESET (Results 1 – 12 of 12) sorted by relevance
| /kernel/linux/linux-5.10/drivers/clk/qcom/ |
| D | gdsc.h | 55 #define SW_RESET BIT(3) macro
|
| D | gpucc-msm8998.c | 265 .flags = CLAMP_IO | SW_RESET | AON_RESET | NO_RET_PERIPH,
|
| D | gdsc.c | 248 if (sc->flags & SW_RESET) { in gdsc_enable()
|
| /kernel/linux/linux-5.10/drivers/watchdog/ |
| D | asm9260_wdt.c | 50 SW_RESET, enumerator
277 priv->mode = SW_RESET; in asm9260_wdt_get_dt_mode()
|
| /kernel/linux/linux-5.10/sound/soc/tegra/ |
| D | tegra210_admaif.h | 67 #define SW_RESET 1 macro
|
| D | tegra210_admaif.c | 384 regmap_update_bits(admaif->regmap, reset_reg, SW_RESET_MASK, SW_RESET); in tegra_admaif_stop()
388 !(val & SW_RESET_MASK & SW_RESET), in tegra_admaif_stop()
|
| /kernel/linux/linux-5.10/drivers/phy/qualcomm/ |
| D | phy-qcom-qmp.c | 28 #define SW_RESET BIT(0) macro
2666 qphy_clrbits(serdes, cfg->regs[QPHY_COM_SW_RESET], SW_RESET); in qcom_qmp_phy_serdes_init()
2976 qphy_clrbits(dp_com, QPHY_V3_DP_COM_SW_RESET, SW_RESET); in qcom_qmp_phy_com_init()
3025 SW_RESET); in qcom_qmp_phy_com_exit()
3162 qphy_clrbits(pcs, cfg->regs[QPHY_SW_RESET], SW_RESET); in qcom_qmp_phy_power_on()
3207 qphy_setbits(qphy->pcs, cfg->regs[QPHY_SW_RESET], SW_RESET); in qcom_qmp_phy_power_off()
|
| /kernel/linux/linux-5.10/drivers/net/wireless/intel/ipw2x00/ |
| D | ipw2100.h | 301 SW_RESET, enumerator
|
| /kernel/linux/linux-5.10/drivers/net/dsa/microchip/ |
| D | ksz9477_reg.h | 168 #define SW_RESET BIT(1) macro
|
| D | ksz9477.c | 202 ksz_cfg(dev, REG_SW_OPERATION, SW_RESET, true); in ksz9477_reset_switch()
|
| /kernel/linux/patches/linux-5.10/imx8mm_patch/patches/drivers/ |
| D | 0020_linux_drivers_gpu.patch | 31327 +#define SW_RESET BIT(11)
31452 + val |= SW_RESET;
31454 + val &= ~SW_RESET;
|
| D | 0036_linux_drivers_staging.patch | 4684 +#define SW_RESET BIT(0) /* Global software reset */
10424 + writel(SW_RESET, TMU_CTRL);
10439 + writel(SW_RESET, TMU_CTRL);
|