Home
last modified time | relevance | path

Searched refs:dp_lanes (Results 1 – 7 of 7) sorted by relevance

/kernel/linux/linux-5.10/drivers/gpu/drm/bridge/
Dti-sn65dsi86.c150 int dp_lanes; member
528 1000 * pdata->dp_lanes * DP_CLK_FUDGE_DEN); in ti_sn_bridge_calc_min_dp_rate_idx()
725 pdata->dp_lanes = min(pdata->dp_lanes, max_dp_lanes); in ti_sn_bridge_enable()
753 val = DP_NUM_LANES(min(pdata->dp_lanes, 3)); in ti_sn_bridge_enable()
1119 int dp_lanes; in ti_sn_bridge_parse_lanes() local
1133 dp_lanes = of_property_count_u32_elems(endpoint, "data-lanes"); in ti_sn_bridge_parse_lanes()
1134 if (dp_lanes > 0 && dp_lanes <= SN_MAX_DP_LANES) { in ti_sn_bridge_parse_lanes()
1136 lane_assignments, dp_lanes); in ti_sn_bridge_parse_lanes()
1138 lane_polarities, dp_lanes); in ti_sn_bridge_parse_lanes()
1140 dp_lanes = SN_MAX_DP_LANES; in ti_sn_bridge_parse_lanes()
[all …]
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/amdgpu/
Datombios_dp.c252 unsigned *dp_lanes, unsigned *dp_rate) in amdgpu_atombios_dp_get_dp_link_config() argument
266 *dp_lanes = lane_num; in amdgpu_atombios_dp_get_dp_link_config()
276 *dp_lanes = lane_num; in amdgpu_atombios_dp_get_dp_link_config()
434 unsigned dp_lanes, dp_clock; in amdgpu_atombios_dp_mode_valid_helper() local
442 mode->clock, &dp_lanes, &dp_clock); in amdgpu_atombios_dp_mode_valid_helper()
/kernel/linux/linux-5.10/drivers/gpu/drm/radeon/
Datombios_dp.c308 unsigned *dp_lanes, unsigned *dp_rate) in radeon_dp_get_dp_link_config() argument
321 *dp_lanes = lane_num; in radeon_dp_get_dp_link_config()
331 *dp_lanes = lane_num; in radeon_dp_get_dp_link_config()
478 unsigned dp_clock, dp_lanes; in radeon_dp_mode_valid_helper() local
491 &dp_lanes, in radeon_dp_mode_valid_helper()
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dml/
Ddisplay_mode_structs.h295 int dp_lanes; member
Ddisplay_mode_lib.c236 dml_print("DML PARAMS: dp_lanes = %d\n", dout->dp_lanes); in dml_log_pipe_params()
Ddisplay_mode_vba.c463 dout->dp_lanes; in fetch_pipe_params()
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dcn20/
Ddcn20_resource.c2091 pipes[pipe_cnt].dout.dp_lanes = 4;
2148 pipes[pipe_cnt].dout.dp_lanes = 4;