Home
last modified time | relevance | path

Searched refs:RetReg (Results 1 – 21 of 21) sorted by relevance

/third_party/rust/crates/rustix/src/backend/linux_raw/arch/outline/
Dx86.rs17 use crate::backend::reg::{ArgReg, RetReg, SyscallNumber, A0, A1, A2, A3, A4, A5, R0};
28 fn rustix_syscall0_nr_last_fastcall(nr: SyscallNumber<'_>) -> RetReg<R0>; in rustix_syscall0_nr_last_fastcall()
29 fn rustix_syscall1_nr_last_fastcall(a0: ArgReg<'_, A0>, nr: SyscallNumber<'_>) -> RetReg<R0>; in rustix_syscall1_nr_last_fastcall()
35 ) -> RetReg<R0>; in rustix_syscall2_nr_last_fastcall()
41 ) -> RetReg<R0>; in rustix_syscall3_nr_last_fastcall()
48 ) -> RetReg<R0>; in rustix_syscall4_nr_last_fastcall()
56 ) -> RetReg<R0>; in rustix_syscall5_nr_last_fastcall()
65 ) -> RetReg<R0>; in rustix_syscall6_nr_last_fastcall()
71 pub(in crate::backend) unsafe fn syscall0(nr: SyscallNumber<'_>) -> RetReg<R0> { in syscall0()
75 pub(in crate::backend) unsafe fn syscall1(nr: SyscallNumber<'_>, a0: ArgReg<'_, A0>) -> RetReg<R0> { in syscall1()
[all …]
Dnr_last.rs17 use crate::backend::reg::{ArgReg, RetReg, SyscallNumber, A0, A1, A2, A3, A4, A5, R0};
27 fn rustix_syscall0_nr_last(nr: SyscallNumber<'_>) -> RetReg<R0>; in rustix_syscall0_nr_last()
28 fn rustix_syscall1_nr_last(a0: ArgReg<'_, A0>, nr: SyscallNumber<'_>) -> RetReg<R0>; in rustix_syscall1_nr_last()
34 ) -> RetReg<R0>; in rustix_syscall2_nr_last()
40 ) -> RetReg<R0>; in rustix_syscall3_nr_last()
47 ) -> RetReg<R0>; in rustix_syscall4_nr_last()
55 ) -> RetReg<R0>; in rustix_syscall5_nr_last()
64 ) -> RetReg<R0>; in rustix_syscall6_nr_last()
75 ) -> RetReg<R0>; in rustix_syscall7_nr_last()
81 pub(in crate::backend) unsafe fn syscall0(nr: SyscallNumber<'_>) -> RetReg<R0> { in syscall0()
[all …]
/third_party/rust/crates/rustix/src/backend/linux_raw/arch/inline/
Dx86.rs13 ArgReg, FromAsm, RetReg, SyscallNumber, ToAsm, A0, A1, A2, A3, A4, A5, R0,
22 ) -> RetReg<R0> { in indirect_syscall0()
38 ) -> RetReg<R0> { in indirect_syscall1()
71 ) -> RetReg<R0> { in indirect_syscall2()
91 ) -> RetReg<R0> { in indirect_syscall3()
113 ) -> RetReg<R0> { in indirect_syscall4()
145 ) -> RetReg<R0> { in indirect_syscall5()
180 ) -> RetReg<R0> { in indirect_syscall6()
212 pub(in crate::backend) unsafe fn syscall0_readonly(nr: SyscallNumber<'_>) -> RetReg<R0> { in syscall0_readonly()
223 pub(in crate::backend) unsafe fn syscall1(nr: SyscallNumber<'_>, a0: ArgReg<'_, A0>) -> RetReg<R0> { in syscall1()
[all …]
Daarch64.rs4 ArgReg, FromAsm, RetReg, SyscallNumber, ToAsm, A0, A1, A2, A3, A4, A5, R0,
12 pub(in crate::backend) unsafe fn syscall0_readonly(nr: SyscallNumber<'_>) -> RetReg<R0> { in syscall0_readonly()
24 pub(in crate::backend) unsafe fn syscall1(nr: SyscallNumber<'_>, a0: ArgReg<'_, A0>) -> RetReg<R0> { in syscall1()
39 ) -> RetReg<R0> { in syscall1_readonly()
65 ) -> RetReg<R0> { in syscall2()
82 ) -> RetReg<R0> { in syscall2_readonly()
100 ) -> RetReg<R0> { in syscall3()
119 ) -> RetReg<R0> { in syscall3_readonly()
139 ) -> RetReg<R0> { in syscall4()
160 ) -> RetReg<R0> { in syscall4_readonly()
[all …]
Driscv64.rs4 ArgReg, FromAsm, RetReg, SyscallNumber, ToAsm, A0, A1, A2, A3, A4, A5, R0,
9 pub(in crate::backend) unsafe fn syscall0_readonly(nr: SyscallNumber<'_>) -> RetReg<R0> { in syscall0_readonly()
21 pub(in crate::backend) unsafe fn syscall1(nr: SyscallNumber<'_>, a0: ArgReg<'_, A0>) -> RetReg<R0> { in syscall1()
36 ) -> RetReg<R0> { in syscall1_readonly()
62 ) -> RetReg<R0> { in syscall2()
79 ) -> RetReg<R0> { in syscall2_readonly()
97 ) -> RetReg<R0> { in syscall3()
116 ) -> RetReg<R0> { in syscall3_readonly()
136 ) -> RetReg<R0> { in syscall4()
157 ) -> RetReg<R0> { in syscall4_readonly()
[all …]
Darm.rs4 ArgReg, FromAsm, RetReg, SyscallNumber, ToAsm, A0, A1, A2, A3, A4, A5, R0,
9 pub(in crate::backend) unsafe fn syscall0_readonly(nr: SyscallNumber<'_>) -> RetReg<R0> { in syscall0_readonly()
21 pub(in crate::backend) unsafe fn syscall1(nr: SyscallNumber<'_>, a0: ArgReg<'_, A0>) -> RetReg<R0> { in syscall1()
36 ) -> RetReg<R0> { in syscall1_readonly()
62 ) -> RetReg<R0> { in syscall2()
79 ) -> RetReg<R0> { in syscall2_readonly()
97 ) -> RetReg<R0> { in syscall3()
116 ) -> RetReg<R0> { in syscall3_readonly()
136 ) -> RetReg<R0> { in syscall4()
157 ) -> RetReg<R0> { in syscall4_readonly()
[all …]
Dx86_64.rs4 ArgReg, FromAsm, RetReg, SyscallNumber, ToAsm, A0, A1, A2, A3, A4, A5, R0,
12 pub(in crate::backend) unsafe fn syscall0_readonly(nr: SyscallNumber<'_>) -> RetReg<R0> { in syscall0_readonly()
25 pub(in crate::backend) unsafe fn syscall1(nr: SyscallNumber<'_>, a0: ArgReg<'_, A0>) -> RetReg<R0> { in syscall1()
42 ) -> RetReg<R0> { in syscall1_readonly()
70 ) -> RetReg<R0> { in syscall2()
89 ) -> RetReg<R0> { in syscall2_readonly()
109 ) -> RetReg<R0> { in syscall3()
130 ) -> RetReg<R0> { in syscall3_readonly()
152 ) -> RetReg<R0> { in syscall4()
175 ) -> RetReg<R0> { in syscall4_readonly()
[all …]
Dthumb.rs8 ArgReg, FromAsm, RetReg, SyscallNumber, ToAsm, A0, A1, A2, A3, A4, A5, R0,
13 pub(in crate::backend) unsafe fn syscall0_readonly(nr: SyscallNumber<'_>) -> RetReg<R0> { in syscall0_readonly()
29 pub(in crate::backend) unsafe fn syscall1(nr: SyscallNumber<'_>, a0: ArgReg<'_, A0>) -> RetReg<R0> { in syscall1()
48 ) -> RetReg<R0> { in syscall1_readonly()
79 ) -> RetReg<R0> { in syscall2()
100 ) -> RetReg<R0> { in syscall2_readonly()
122 ) -> RetReg<R0> { in syscall3()
145 ) -> RetReg<R0> { in syscall3_readonly()
169 ) -> RetReg<R0> { in syscall4()
194 ) -> RetReg<R0> { in syscall4_readonly()
[all …]
Dpowerpc64.rs13 ArgReg, FromAsm, RetReg, SyscallNumber, ToAsm, A0, A1, A2, A3, A4, A5, R0,
18 pub(in crate::backend) unsafe fn syscall0_readonly(nr: SyscallNumber) -> RetReg<R0> { in syscall0_readonly()
43 pub(in crate::backend) unsafe fn syscall1(nr: SyscallNumber<'_>, a0: ArgReg<'_, A0>) -> RetReg<R0> { in syscall1()
71 ) -> RetReg<R0> { in syscall1_readonly()
110 ) -> RetReg<R0> { in syscall2()
139 ) -> RetReg<R0> { in syscall2_readonly()
169 ) -> RetReg<R0> { in syscall3()
199 ) -> RetReg<R0> { in syscall3_readonly()
230 ) -> RetReg<R0> { in syscall4()
261 ) -> RetReg<R0> { in syscall4_readonly()
[all …]
Dmips.rs10 ArgReg, FromAsm, RetReg, SyscallNumber, ToAsm, A0, A1, A2, A3, A4, A5, A6, R0,
15 pub(in crate::backend) unsafe fn syscall0_readonly(nr: SyscallNumber) -> RetReg<R0> { in syscall0_readonly()
42 pub(in crate::backend) unsafe fn syscall1(nr: SyscallNumber<'_>, a0: ArgReg<'_, A0>) -> RetReg<R0> { in syscall1()
73 ) -> RetReg<R0> { in syscall1_readonly()
115 ) -> RetReg<R0> { in syscall2()
148 ) -> RetReg<R0> { in syscall2_readonly()
182 ) -> RetReg<R0> { in syscall3()
217 ) -> RetReg<R0> { in syscall3_readonly()
253 ) -> RetReg<R0> { in syscall4()
289 ) -> RetReg<R0> { in syscall4_readonly()
[all …]
Dmips64.rs10 ArgReg, FromAsm, RetReg, SyscallNumber, ToAsm, A0, A1, A2, A3, A4, A5, R0,
15 pub(in crate::backend) unsafe fn syscall0_readonly(nr: SyscallNumber) -> RetReg<R0> { in syscall0_readonly()
42 pub(in crate::backend) unsafe fn syscall1(nr: SyscallNumber<'_>, a0: ArgReg<'_, A0>) -> RetReg<R0> { in syscall1()
73 ) -> RetReg<R0> { in syscall1_readonly()
115 ) -> RetReg<R0> { in syscall2()
148 ) -> RetReg<R0> { in syscall2_readonly()
182 ) -> RetReg<R0> { in syscall3()
217 ) -> RetReg<R0> { in syscall3_readonly()
253 ) -> RetReg<R0> { in syscall4()
289 ) -> RetReg<R0> { in syscall4_readonly()
[all …]
/third_party/rust/crates/rustix/src/backend/linux_raw/io/
Derrno.rs15 use crate::backend::reg::{RetNumber, RetReg};
82 raw: RetReg<Num>, in try_decode_c_int()
97 raw: RetReg<Num>, in try_decode_c_uint()
111 pub(in crate::backend) fn try_decode_usize<Num: RetNumber>(raw: RetReg<Num>) -> io::Result<usize> { in try_decode_usize()
125 raw: RetReg<Num>, in try_decode_void_star()
140 pub(in crate::backend) fn try_decode_u64<Num: RetNumber>(raw: RetReg<Num>) -> io::Result<u64> { in try_decode_u64()
159 raw: RetReg<Num>, in try_decode_raw_fd()
188 raw: RetReg<Num>, in try_decode_void()
219 pub(in crate::backend) unsafe fn try_decode_error<Num: RetNumber>(raw: RetReg<Num>) -> io::Errno { in try_decode_error()
235 pub(in crate::backend) fn decode_usize_infallible<Num: RetNumber>(raw: RetReg<Num>) -> usize { in decode_usize_infallible()
/third_party/rust/crates/rustix/src/backend/linux_raw/
Dvdso_wrappers.rs14 use super::reg::{ArgReg, RetReg, SyscallNumber, A0, A1, A2, A3, A4, A5, R0};
88 use super::{transmute, ArgReg, Relaxed, RetReg, SyscallNumber, A0, A1, A2, A3, A4, A5, R0};
92 pub(in crate::backend) unsafe fn syscall0(nr: SyscallNumber<'_>) -> RetReg<R0> { in syscall0()
104 ) -> RetReg<R0> { in syscall1()
129 ) -> RetReg<R0> { in syscall2()
143 ) -> RetReg<R0> { in syscall3()
158 ) -> RetReg<R0> { in syscall4()
174 ) -> RetReg<R0> { in syscall5()
191 ) -> RetReg<R0> { in syscall6()
Dreg.rs107 pub(super) struct RetReg<Num: RetNumber> { struct
112 impl<Num: RetNumber> RetReg<Num> { argument
196 impl<Num: RetNumber> FromAsm for RetReg<Num> { implementation
245 impl<Num: super::RetNumber> Sealed for super::RetReg<Num> {} implementation
Dconv.rs28 use super::reg::{raw_arg, ArgNumber, ArgReg, RetReg, R0};
685 pub(super) unsafe fn ret(raw: RetReg<R0>) -> io::Result<()> { in ret()
697 pub(super) unsafe fn ret_error(raw: RetReg<R0>) -> io::Errno { in ret_error()
709 pub(super) unsafe fn ret_infallible(raw: RetReg<R0>) { in ret_infallible()
721 pub(super) fn ret_c_int(raw: RetReg<R0>) -> io::Result<c::c_int> { in ret_c_int()
728 pub(super) fn ret_c_uint(raw: RetReg<R0>) -> io::Result<c::c_uint> { in ret_c_uint()
736 pub(super) fn ret_u64(raw: RetReg<R0>) -> io::Result<u64> { in ret_u64()
743 pub(super) fn ret_usize(raw: RetReg<R0>) -> io::Result<usize> { in ret_usize()
755 pub(super) unsafe fn ret_usize_infallible(raw: RetReg<R0>) -> usize { in ret_usize_infallible()
774 pub(super) unsafe fn ret_owned_fd(raw: RetReg<R0>) -> io::Result<OwnedFd> { in ret_owned_fd()
[all …]
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/PowerPC/
DPPCFastISel.cpp1720 Register RetReg = VA.getLocReg(); in SelectRet() local
1729 TII.get(TargetOpcode::COPY), RetReg).addReg(SrcReg); in SelectRet()
1731 RetRegs.push_back(RetReg); in SelectRet()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/
DX86FastISel.cpp1270 unsigned RetReg = Subtarget->isTarget64BitLP64() ? X86::RAX : X86::EAX; in X86SelectRet() local
1272 TII.get(TargetOpcode::COPY), RetReg).addReg(Reg); in X86SelectRet()
1273 RetRegs.push_back(RetReg); in X86SelectRet()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Sparc/
DSparcISelLowering.cpp2673 unsigned RetReg = MF.addLiveIn(SP::I7, TLI.getRegClassFor(PtrVT)); in LowerRETURNADDR() local
2674 RetAddr = DAG.getCopyFromReg(DAG.getEntryNode(), dl, RetReg, VT); in LowerRETURNADDR()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/
DAArch64FastISel.cpp3942 for (unsigned RetReg : RetRegs) in selectRet() local
3943 MIB.addReg(RetReg, RegState::Implicit); in selectRet()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/
DMipsInstrInfo.td1577 Register RetReg, RegisterOperand ResRO = RO>:
1579 PseudoInstExpansion<(JALRInst RetReg, ResRO:$rs)> {
/third_party/skia/third_party/externals/swiftshader/third_party/subzero/src/
DIceTargetLoweringMIPS32.cpp3513 Variable *RetReg = nullptr; in lowerCall() local
3514 NewCall = InstMIPS32Call::create(Func, RetReg, CallTarget); in lowerCall()