/third_party/astc-encoder/Source/ |
D | astcenc_vecmathlib_none_4.h | 540 template <int s> ASTCENC_SIMD_INLINE vint4 lsl(vint4 a) in lsl() function
|
D | astcenc_vecmathlib_neon_4.h | 500 template <int s> ASTCENC_SIMD_INLINE vint4 lsl(vint4 a) in lsl() function
|
D | astcenc_vecmathlib_sse_4.h | 524 template <int s> ASTCENC_SIMD_INLINE vint4 lsl(vint4 a) in lsl() function
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/MCTargetDesc/ |
D | ARMAddressingModes.h | 30 lsl, enumerator
|
/third_party/vixl/test/aarch64/ |
D | test-api-movprfx-aarch64.cc | 157 __ lsl(z4.VnS(), p1.Merging(), z4.VnS(), z4.VnS()); in TEST() local 160 __ lsl(z4.VnB(), p5.Merging(), z4.VnB(), z4.VnD()); in TEST() local 163 __ lsl(z11.VnD(), p4.Merging(), z11.VnD(), z11.VnD()); in TEST() local 734 __ lsl(z7.VnD(), p7.Merging(), z7.VnD(), 3); in TEST() local 737 __ lsl(z11.VnB(), p3.Merging(), z11.VnB(), z21.VnB()); in TEST() local 740 __ lsl(z31.VnH(), p7.Merging(), z31.VnH(), z21.VnD()); in TEST() local 743 __ lsl(z26.VnD(), p0.Merging(), z26.VnD(), z24.VnD()); in TEST() local 1446 __ lsl(z30.VnD(), p0.Merging(), z30.VnD(), 3); in TEST() local 1449 __ lsl(z28.VnS(), p2.Merging(), z28.VnS(), z6.VnS()); in TEST() local 1452 __ lsl(z15.VnH(), p6.Merging(), z15.VnH(), z3.VnD()); in TEST() local [all …]
|
D | test-trace-aarch64.cc | 231 __ lsl(w5, w6, 2); in GenerateTestSequenceBase() local 232 __ lsl(x7, x8, 3); in GenerateTestSequenceBase() local
|
/third_party/node/deps/v8/src/codegen/arm64/ |
D | assembler-arm64.h | 648 void lsl(const Register& rd, const Register& rn, int shift) { in lsl() function
|
/third_party/vixl/src/aarch64/ |
D | assembler-aarch64.h | 852 void lsl(const Register& rd, const Register& rn, unsigned shift) { in lsl() function
|
D | assembler-sve-aarch64.cc | 252 void Assembler::lsl(const ZRegister& zd, in lsl() function in vixl::aarch64::Assembler 270 void Assembler::lsl(const ZRegister& zd, in lsl() function in vixl::aarch64::Assembler 407 void Assembler::lsl(const ZRegister& zd, const ZRegister& zn, int shift) { in lsl() function in vixl::aarch64::Assembler 414 void Assembler::lsl(const ZRegister& zd, in lsl() function in vixl::aarch64::Assembler
|
/third_party/node/deps/v8/src/builtins/arm/ |
D | builtins-arm.cc | 858 __ lsl(actual_params_size, actual_params_size, Operand(kPointerSizeLog2)); in LeaveInterpreterFrame() local 2048 __ lsl(new_space, count, Operand(kSystemPointerSizeLog2)); in Generate_AllocateSpaceAndShiftExistingArguments() local
|
/third_party/node/deps/v8/src/builtins/arm64/ |
D | builtins-arm64.cc | 1024 __ lsl(actual_params_size, actual_params_size, kSystemPointerSizeLog2); in LeaveInterpreterFrame() local 2552 __ lsl(start_index, start_index, kSystemPointerSizeLog2); in Generate_CallOrConstructForwardVarargs() local
|
/third_party/vixl/benchmarks/aarch32/ |
D | asm-disasm-speed-test.cc | 475 __ lsl(r2, r8, r5); in Generate_3() local 483 __ lsl(r8, r8, r0); in Generate_3() local 2842 __ lsl(r1, r8, lr); in Generate_22() local 2850 __ lsl(r8, r8, r0); in Generate_22() local 4894 __ lsl(r9, r3, 5U); in Generate_37() local 5422 __ lsl(r4, sl, 5U); in Generate_41() local 5502 __ lsl(sl, r6, 5U); in Generate_42() local 5538 __ lsl(lr, r4, 5U); in Generate_42() local 5562 __ lsl(r7, fp, 5U); in Generate_42() local 8905 __ lsl(r0, r2, r1); in Generate_67() local
|
/third_party/astc-encoder/Source/UnitTest/ |
D | test_simd.cpp | 1517 TEST(vint4, lsl) in TEST() argument
|
/third_party/vixl/src/aarch32/ |
D | assembler-aarch32.h | 2559 void lsl(Register rd, Register rm, const Operand& operand) { in lsl() function 2562 void lsl(Condition cond, Register rd, Register rm, const Operand& operand) { in lsl() function 2565 void lsl(EncodingSize size, in lsl() function
|
D | assembler-aarch32.cc | 6717 void Assembler::lsl(Condition cond, in lsl() function in vixl::aarch32::Assembler
|
D | disasm-aarch32.cc | 1842 void Disassembler::lsl(Condition cond, in lsl() function in vixl::aarch32::Disassembler
|
/third_party/skia/third_party/externals/swiftshader/third_party/subzero/src/ |
D | IceAssemblerARM32.cpp | 1736 void AssemblerARM32::lsl(const Operand *OpRd, const Operand *OpRm, in lsl() function in Ice::ARM32::AssemblerARM32
|
/third_party/node/deps/v8/src/codegen/arm/ |
D | assembler-arm.cc | 1713 void Assembler::lsl(Register dst, Register src1, const Operand& src2, SBit s, in lsl() function in v8::internal::Assembler
|