Home
last modified time | relevance | path

Searched refs:nir_ieq_imm (Results 1 – 25 of 34) sorted by relevance

12

/third_party/mesa3d/src/intel/blorp/
Dblorp_nir_builder.h81 return nir_ieq_imm(b, nir_iand(b, nir_channel(b, mcs, 0), in blorp_nir_mcs_is_clear_color()
86 return nir_ieq_imm(b, nir_channel(b, mcs, 0), 0xff); in blorp_nir_mcs_is_clear_color()
89 return nir_ieq_imm(b, nir_channel(b, mcs, 0), ~0); in blorp_nir_mcs_is_clear_color()
93 return nir_iand(b, nir_ieq_imm(b, nir_channel(b, mcs, 0), ~0), in blorp_nir_mcs_is_clear_color()
94 nir_ieq_imm(b, nir_channel(b, mcs, 1), ~0)); in blorp_nir_mcs_is_clear_color()
Dblorp_blit.c675 nir_ssa_def *mcs_zero = nir_ieq_imm(b, nir_channel(b, mcs, 0), 0); in blorp_nir_combine_samples()
678 nir_ieq_imm(b, nir_channel(b, mcs, 1), 0)); in blorp_nir_combine_samples()
1460 nir_bcsel(&b, nir_ieq_imm(&b, comp, 0), in brw_blorp_build_nir_shader()
1462 nir_bcsel(&b, nir_ieq_imm(&b, comp, 1), in brw_blorp_build_nir_shader()
/third_party/mesa3d/src/amd/vulkan/
Dradv_meta_etc_decode.c65 nir_ssa_def *upper = nir_ieq_imm(b, y, 1); in etc1_color_modifier_lookup()
71 result = nir_bcsel(b, nir_ieq_imm(b, x, i), tmp, result); in etc1_color_modifier_lookup()
85 result = nir_bcsel(b, nir_ieq_imm(b, x, i), nir_imm_int(b, table[i]), result); in etc2_distance_lookup()
101 result = nir_bcsel(b, nir_ieq_imm(b, x, i), tmp, result); in etc1_alpha_modifier_lookup()
203 nir_ssa_def *is_3d = nir_ieq_imm(&b, image_type, VK_IMAGE_TYPE_3D); in build_shader()
359 nir_ieq_imm(&b, nir_iadd(&b, lsb, msb), 2)), in build_shader()
361 nir_push_if(&b, nir_ieq_imm(&b, index, 0)); in build_shader()
402 nir_ieq_imm(&b, nir_iadd(&b, lsb, msb), 2)), in build_shader()
466 nir_ieq_imm(&b, nir_iadd(&b, lsb, msb), 2)), in build_shader()
489 nir_ssa_def *is_signed = nir_ior(&b, nir_ieq_imm(&b, format, VK_FORMAT_EAC_R11_SNORM_BLOCK), in build_shader()
[all …]
Dradv_device_generated_commands.c302 nir_push_if(b, nir_ieq_imm(b, global_id, 0)); in build_dgc_buffer_tail()
354 nir_push_if(&b, nir_ieq_imm(&b, sequence_count, UINT32_MAX)); in build_dgc_prepare_shader()
456 nir_push_if(&b, nir_ieq_imm(&b, stride, 0)); in build_dgc_prepare_shader()
481 nir_iand(&b, convert_cond, nir_ieq_imm(&b, stride, 0)); in build_dgc_prepare_shader()
507 &b, nir_ieq_imm(&b, stride, 0), nir_imm_int(&b, V_008F0C_OOB_SELECT_RAW), in build_dgc_prepare_shader()
531 nir_ior(&b, nir_ieq_imm(&b, num_records, 0), nir_ieq_imm(&b, buf_va, 0))); in build_dgc_prepare_shader()
685 nir_push_if(&b, nir_ieq_imm(&b, nir_iand(&b, l, inline_mask), 0)); in build_dgc_prepare_shader()
732 nir_push_if(&b, nir_ieq_imm(&b, load_param16(&b, emit_state), 1)); in build_dgc_prepare_shader()
778 nir_push_if(&b, nir_ieq_imm(&b, load_param16(&b, draw_indexed), 0)); in build_dgc_prepare_shader()
808 nir_ssa_def *bind_index_buffer = nir_ieq_imm(&b, nir_load_var(&b, index_size_var), 0); in build_dgc_prepare_shader()
Dradv_nir_lower_ray_queries.c399 nir_ieq_imm(b, rq_load_var(b, index, vars->candidate.intersection_type), in lower_rq_load()
521 nir_ssa_def *not_facing_cull = nir_ieq_imm( in insert_traversal_triangle_case()
550 nir_ieq_imm(b, in insert_traversal_triangle_case()
600 nir_ieq_imm(b, in insert_traversal_aabb_case()
670 nir_push_if(b, nir_ieq_imm(b, rq_load_var(b, index, vars->trav.stack), 0)); in lower_rq_proceed()
727 nir_ieq_imm( in lower_rq_proceed()
Dradv_acceleration_structure.c846 nir_push_if(b, nir_ieq_imm(b, type, VK_INDEX_TYPE_UINT16)); in get_indices()
873 nir_push_if(b, nir_ieq_imm(b, type, VK_INDEX_TYPE_NONE_KHR)); in get_indices()
920 nir_push_if(b, nir_ieq_imm(b, format, formats[f])); in get_vertices()
1182 nir_push_if(&b, nir_ieq_imm(&b, geom_type, VK_GEOMETRY_TYPE_TRIANGLES_KHR)); in build_leaf_shader()
1265 nir_push_if(&b, nir_ieq_imm(&b, geom_type, VK_GEOMETRY_TYPE_AABBS_KHR)); in build_leaf_shader()
1434 nir_push_if(b, nir_ieq_imm(b, node_type, radv_bvh_node_triangle)); in determine_bounds()
1448 nir_push_if(b, nir_ieq_imm(b, node_type, radv_bvh_node_internal)); in determine_bounds()
1465 nir_push_if(b, nir_ieq_imm(b, node_type, radv_bvh_node_instance)); in determine_bounds()
1719 nir_push_if(&b, nir_ieq_imm(&b, mode, COPY_MODE_SERIALIZE)); in build_copy_shader()
1748 nir_push_if(&b, nir_ieq_imm(&b, global_id, 0)); in build_copy_shader()
[all …]
Dradv_pipeline_rt.c748 nir_push_if(b, nir_ieq_imm(b, idx, call_idx)); in insert_rt_case()
1133 nir_ssa_def *not_facing_cull = nir_ieq_imm( in insert_traversal_triangle_case()
1163 nir_ieq_imm(b, in insert_traversal_triangle_case()
1257 nir_ieq_imm(b, in insert_traversal_aabb_case()
1498 … nir_ieq_imm(&b, nir_iand(&b, instance_mask, nir_load_var(&b, vars.cull_mask)), 0)); in build_traversal_shader()
1584 nir_ieq_imm(&b, nir_load_var(&b, vars.idx), 0)); in build_traversal_shader()
1614 nir_push_if(b, nir_ieq_imm(b, nir_load_var(b, vars->idx), 1)); in insert_traversal()
1758 nir_push_if(&b, nir_ior(&b, nir_ieq_imm(&b, nir_load_var(&b, vars.idx), 0), in create_rt_shader()
Dradv_meta_copy_vrs_htile.c117 nir_push_if(&b, nir_ieq_imm(&b, read_htile_value, 1)); in build_copy_vrs_htile_shader()
Dradv_nir_lower_abi.c129 return nir_ieq_imm(b, ac_nir_load_arg(b, &s->args->ac, s->args->ngg_query_state), 1); in lower_abi_instr()
/third_party/mesa3d/src/mesa/state_tracker/
Dst_pbo_compute.c205 STRUCT_MEMBER(blockoffset, name, offset, 1, nir_ieq_imm(b, val, 1), 0)
364 nir_push_if(b, nir_ieq_imm(b, sd->dst_bit_size, 16)); in write_conversion()
405 nir_push_if(b, nir_ieq_imm(b, sd->bits1, 32)); in grab_components()
411 nir_push_if(b, nir_ieq_imm(b, sd->channels, 1)); in grab_components()
414 nir_push_if(b, nir_ieq_imm(b, sd->channels, 2)); in grab_components()
417 nir_push_if(b, nir_ieq_imm(b, sd->channels, 3)); in grab_components()
433 nir_push_if(b, nir_ieq_imm(b, nir_udiv_imm(b, sd->blocksize, num_components), 2)); { in handle_swap()
504 nir_ieq_imm(b, channels, 2), in clamp_and_mask()
507 nir_ieq_imm(b, channels, 3), in clamp_and_mask()
533 nir_push_if(b, nir_ieq_imm(b, sd->bits1, 32)); { //PIPE_FORMAT_Z32_FLOAT_S8X24_UINT in convert_swap_write()
[all …]
/third_party/mesa3d/src/compiler/nir/
Dnir_opt_idiv_const.c70 return nir_b2i(b, nir_ieq_imm(b, n, int_min), n->bit_size); in build_idiv()
110 return nir_bcsel(b, nir_ieq_imm(b, n, int_min), nir_imm_intN_t(b, 0, n->bit_size), n); in build_irem()
133 nir_ssa_def *is_zero = nir_ieq_imm(b, n, 0); in build_imod()
Dnir_lower_idiv.c111 q = nir_bcsel(bld, nir_ieq_imm(bld, q, 0), in convert_instr()
177 nir_ssa_def *cond = nir_ieq_imm(bld, res, 0); in emit_idiv()
Dnir_lower_int64.c203 return nir_bcsel(b, nir_ieq_imm(b, y, 0), x, in lower_ishl64()
247 return nir_bcsel(b, nir_ieq_imm(b, y, 0), x, in lower_ishr64()
290 return nir_bcsel(b, nir_ieq_imm(b, y, 0), x, in lower_ushr64()
522 nir_iand(b, nir_ieq_imm(b, d_hi, 0), nir_uge(b, n_hi, d_lo)); in lower_udiv64_mod64()
630 return nir_bcsel(b, nir_ieq_imm(b, r, 0), nir_imm_int64(b, 0), in lower_imod64()
Dnir_builtin_builder.h227 return nir_bcsel(b, nir_ieq_imm(b, s, 0), x, y); in nir_select()
Dnir_lower_io.c1016 return nir_ieq_imm(b, mode_enum, 0x2); in build_runtime_addr_mode_check()
1019 return nir_ieq_imm(b, mode_enum, 0x1); in build_runtime_addr_mode_check()
1022 return nir_ior(b, nir_ieq_imm(b, mode_enum, 0x0), in build_runtime_addr_mode_check()
1023 nir_ieq_imm(b, mode_enum, 0x3)); in build_runtime_addr_mode_check()
/third_party/mesa3d/src/intel/compiler/
Dbrw_nir_lower_shader_calls.c341 nir_ieq_imm(b, shader_type, GEN_RT_BTD_SHADER_TYPE_INTERSECTION); in brw_nir_create_trivial_return_shader()
343 nir_ieq_imm(b, shader_type, GEN_RT_BTD_SHADER_TYPE_ANY_HIT); in brw_nir_create_trivial_return_shader()
/third_party/mesa3d/src/amd/common/
Dac_nir_lower_esgs_io_to_mem.c220 nir_ssa_def *cond = nir_ieq_imm(b, vertex_src->ssa, i); in gs_per_vertex_input_vertex_offset_gfx6()
241 nir_ssa_def *cond = nir_ieq_imm(b, vertex_src->ssa, i); in gs_per_vertex_input_vertex_offset_gfx9()
Dac_nir_lower_tess_io_to_mem.c565 nir_if *invocation_id_zero = nir_push_if(b, nir_ieq_imm(b, invocation_id, 0)); in hs_emit_write_tess_factors()
588 nir_if *rel_patch_id_zero = nir_push_if(b, nir_ieq_imm(b, rel_patch_id, 0)); in hs_emit_write_tess_factors()
Dac_nir_lower_ngg.c1300 nir_ssa_def *fully_culled = nir_ieq_imm(b, num_live_vertices_in_workgroup, 0u); in add_deferred_attribute_culling()
2635 nir_if *if_wave_0 = nir_push_if(b, nir_ieq_imm(b, wave_id, 0)); in emit_ms_prelude()
2686 num_vtx = nir_bcsel(b, nir_ieq_imm(b, num_prm, 0), nir_imm_int(b, 0), num_vtx); in set_nv_ms_final_output_counts()
2690 nir_if *if_wave_0 = nir_push_if(b, nir_ieq_imm(b, wave_id, 0)); in set_nv_ms_final_output_counts()
2842 nir_if *if_first_in_workgroup = nir_push_if(b, nir_ieq_imm(b, invocation_index, 0)); in handle_smaller_ms_api_workgroup()
2884 nir_ssa_def *wave_has_no_api_ms = nir_ieq_imm(b, has_api_ms_ballot, 0); in handle_smaller_ms_api_workgroup()
2897 nir_if *if_break = nir_push_if(b, nir_ieq_imm(b, loaded, 0)); in handle_smaller_ms_api_workgroup()
Dac_nir_lower_taskmesh_io_to_mem.c279 nir_if *if_invocation_index_zero = nir_push_if(b, nir_ieq_imm(b, invocation_index, 0)); in lower_task_launch_mesh_workgroups()
/third_party/mesa3d/src/panfrost/bifrost/
Dbi_lower_divergent_indirects.c101 nir_push_if(b, nir_ieq_imm(b, lane, i)); in bi_lower_divergent_indirects_impl()
/third_party/mesa3d/src/gallium/drivers/radeonsi/
Dsi_shader_nir.c220 return nir_ieq_imm(b, intrin->src[0].ssa, 0); in lower_intrinsic_instr()
/third_party/mesa3d/src/panfrost/lib/
Dpan_indirect_draw.c603 IF (nir_ieq_imm(b, attrib_idx, PAN_VERTEX_ID)) { in update_vertex_attribs()
618 IF (nir_ieq_imm(b, attrib_idx, PAN_INSTANCE_ID)) { in update_vertex_attribs()
752 nir_bcsel(b, nir_ieq_imm(b, max_instance, 0), in get_invocation()
/third_party/mesa3d/src/freedreno/ir3/
Dir3_nir_lower_tess.c735 nir_ssa_def *iid0_cond = nir_ieq_imm(&b, iid, 0); in ir3_nir_lower_tess_ctrl()
1026 nir_ieq_imm(&b, nir_load_var(&b, state.emitted_vertex_var), 0); in ir3_nir_lower_gs()
/third_party/mesa3d/src/compiler/spirv/
Dvtn_cfg.c1040 cond = nir_ior(&b->nb, cond, nir_ieq_imm(&b->nb, sel, *val)); in vtn_switch_case_condition()
1366 cond = nir_ior(&b->nb, cond, nir_ieq_imm(&b->nb, sel, *val)); in vtn_emit_cf_func_unstructured()

12