Home
last modified time | relevance | path

Searched refs:ITM (Results 1 – 13 of 13) sorted by relevance

/third_party/openssl/test/
Dacvp_test.inc12 #define ITM(x) x, sizeof(x)
77 ITM(ecdsa_pv_pub0),
82 ITM(ecdsa_pv_pub1),
109 ITM(ecdsa_siggen_msg0),
217 ITM(ecdsa_sigver_msg0),
218 ITM(ecdsa_sigver_pub0),
219 ITM(ecdsa_sigver_r0),
220 ITM(ecdsa_sigver_s0),
226 ITM(ecdsa_sigver_msg1),
227 ITM(ecdsa_sigver_pub1),
[all …]
/third_party/node/deps/openssl/openssl/providers/fips/
Dself_test_data.inc11 #define ITM(x) ((void *)&x), sizeof(x)
16 { name, OSSL_PARAM_UNSIGNED_INTEGER, ITM(data) }
18 { name, OSSL_PARAM_OCTET_STRING, ITM(data) }
22 { name, OSSL_PARAM_UTF8_STRING, ITM(data) }
24 { name, OSSL_PARAM_INTEGER, ITM(i) }
154 ITM(sha1_digest),
160 ITM(sha512_digest),
165 ITM(sha3_256_pt),
166 ITM(sha3_256_digest),
243 ITM(des_ede3_cbc_pt),
[all …]
/third_party/openssl/providers/fips/
Dself_test_data.inc11 #define ITM(x) ((void *)&x), sizeof(x)
16 { name, OSSL_PARAM_UNSIGNED_INTEGER, ITM(data) }
18 { name, OSSL_PARAM_OCTET_STRING, ITM(data) }
22 { name, OSSL_PARAM_UTF8_STRING, ITM(data) }
24 { name, OSSL_PARAM_INTEGER, ITM(i) }
154 ITM(sha1_digest),
160 ITM(sha512_digest),
165 ITM(sha3_256_pt),
166 ITM(sha3_256_digest),
243 ITM(des_ede3_cbc_pt),
[all …]
/third_party/cmsis/CMSIS/Core/Include/
Dcore_cm3.h1387 #define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct… macro
1881 if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ in ITM_SendChar()
1882 ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */ in ITM_SendChar()
1884 while (ITM->PORT[0U].u32 == 0UL) in ITM_SendChar()
1888 ITM->PORT[0U].u8 = (uint8_t)ch; in ITM_SendChar()
Dcore_sc300.h1370 #define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct… macro
1864 if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ in ITM_SendChar()
1865 ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */ in ITM_SendChar()
1867 while (ITM->PORT[0U].u32 == 0UL) in ITM_SendChar()
1871 ITM->PORT[0U].u8 = (uint8_t)ch; in ITM_SendChar()
Dcore_cm4.h1563 #define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct… macro
2073 if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ in ITM_SendChar()
2074 ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */ in ITM_SendChar()
2076 while (ITM->PORT[0U].u32 == 0UL) in ITM_SendChar()
2080 ITM->PORT[0U].u8 = (uint8_t)ch; in ITM_SendChar()
Dcore_cm7.h1782 #define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct… macro
2304 if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ in ITM_SendChar()
2305 ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */ in ITM_SendChar()
2307 while (ITM->PORT[0U].u32 == 0UL) in ITM_SendChar()
2311 ITM->PORT[0U].u8 = (uint8_t)ch; in ITM_SendChar()
Dcore_cm33.h2052 …#define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration stru… macro
3049 if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ in ITM_SendChar()
3050 ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */ in ITM_SendChar()
3052 while (ITM->PORT[0U].u32 == 0UL) in ITM_SendChar()
3056 ITM->PORT[0U].u8 = (uint8_t)ch; in ITM_SendChar()
Dcore_cm35p.h2052 …#define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration stru… macro
3049 if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ in ITM_SendChar()
3050 ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */ in ITM_SendChar()
3052 while (ITM->PORT[0U].u32 == 0UL) in ITM_SendChar()
3056 ITM->PORT[0U].u8 = (uint8_t)ch; in ITM_SendChar()
Dcore_starmc1.h2148 …#define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration stru… macro
3544 if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ in ITM_SendChar()
3545 ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */ in ITM_SendChar()
3547 while (ITM->PORT[0U].u32 == 0UL) in ITM_SendChar()
3551 ITM->PORT[0U].u8 = (uint8_t)ch; in ITM_SendChar()
Dcore_cm85.h3573 …#define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration stru… macro
4702 if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ in ITM_SendChar()
4703 ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */ in ITM_SendChar()
4705 while (ITM->PORT[0U].u32 == 0UL) in ITM_SendChar()
4709 ITM->PORT[0U].u8 = (uint8_t)ch; in ITM_SendChar()
Dcore_cm55.h3549 …#define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration stru… macro
4661 if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ in ITM_SendChar()
4662 ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */ in ITM_SendChar()
4664 while (ITM->PORT[0U].u32 == 0UL) in ITM_SendChar()
4668 ITM->PORT[0U].u8 = (uint8_t)ch; in ITM_SendChar()
/third_party/NuttX/
DReleaseNotes7461 - Add ARMv7-M CMSIS ITM header file and library. From Pierre-noel
7465 - Add ARMv7-M support to use ITM for SYSLOG debug output. Includes
21467 - ITM: Fix missing space causing macro issues From Alan Carvalho de
22090 - STM32F7 ITM: Add ITM syslog support. From Valmantas Paliksa.
25497 then make sure that ITM and DWT resources are enabled before
25498 accessing ITM and DWT registers. By default, these registers are