| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/ |
| D | MipsSERegisterInfo.cpp | 71 case Mips::LD_H: in getLoadStoreOffsetSizeInBits()
131 case Mips::LD_H: in getLoadStoreOffsetAlign()
|
| D | MipsInstructionSelector.cpp | 237 return isStore ? Mips::ST_H : Mips::LD_H; in selectLoadStoreOpCode()
|
| D | MipsSEInstrInfo.cpp | 354 Opc = Mips::LD_H; in loadRegFromStack()
|
| D | MipsMSAInstrInfo.td | 3255 def LD_H: LD_H_ENC, LD_H_DESC;
3566 def : MSAPat<(v8f16 (load addrimm10lsl1:$addr)), (LD_H addrimm10lsl1:$addr)>;
|
| /third_party/skia/third_party/externals/libwebp/src/dsp/ |
| D | msa_macro.h | 52 #define LD_H(RTYPE, psrc) *((RTYPE*)(psrc)) macro
53 #define LD_UH(...) LD_H(v8u16, __VA_ARGS__)
54 #define LD_SH(...) LD_H(v8i16, __VA_ARGS__)
256 out0 = LD_H(RTYPE, psrc); \
257 out1 = LD_H(RTYPE, psrc + stride); \
|
| /third_party/node/deps/v8/src/codegen/loong64/ |
| D | constants-loong64.h | 282 LD_H = 0xa1U << 22, enumerator
1009 case LD_H: in InstructionType()
|
| D | assembler-loong64.cc | 1388 GenImm(LD_H, si12, rj, rd, 12); in ld_h()
|
| /third_party/node/deps/v8/src/diagnostics/loong64/ |
| D | disasm-loong64.cc | 758 case LD_H: in DecodeTypekOp10()
|
| /third_party/node/deps/v8/src/codegen/mips/ |
| D | constants-mips.h | 758 LD_H = ((8U << 2) + 1), enumerator
|
| D | assembler-mips.cc | 2974 V(ld_h, LD_H) \
|
| /third_party/node/deps/v8/src/codegen/mips64/ |
| D | constants-mips64.h | 807 LD_H = ((8U << 2) + 1), enumerator
|
| D | assembler-mips64.cc | 3180 V(ld_h, LD_H, 2) \
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/Disassembler/ |
| D | MipsDisassembler.cpp | 1733 case Mips::LD_H: in DecodeMSA128Mem()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/Mips/ |
| D | MipsGenMCCodeEmitter.inc | 1771 UINT64_C(2013265953), // LD_H
2978 case Mips::LD_H:
11233 CEFBS_HasStdEnc_HasMSA, // LD_H = 1758
|
| D | MipsGenAsmWriter.inc | 2999 25186646U, // LD_H
5753 0U, // LD_H
|
| D | MipsGenDAGISel.inc | 1307 /* 2321*/ OPC_MorphNodeTo1, TARGET_VAL(Mips::LD_H), 0|OPFL_Chain|OPFL_MemRefs,
1310 // Dst: (LD_H:{ *:[v8i16] } addrimm10lsl1:{ *:[iPTR] }:$addr)
1353 /* 2423*/ OPC_MorphNodeTo1, TARGET_VAL(Mips::LD_H), 0|OPFL_Chain|OPFL_MemRefs,
1356 // Dst: (LD_H:{ *:[v8f16] } addrimm10lsl1:{ *:[iPTR] }:$addr)
|
| D | MipsGenInstrInfo.inc | 1773 LD_H = 1758,
6619 …ULL<<MCID::MayLoad), 0x6ULL, nullptr, nullptr, OperandInfo279, -1 ,nullptr }, // Inst #1758 = LD_H
|
| D | MipsGenDisassemblerTables.inc | 5503 /* 13401 */ MCD::OPC_Decode, 222, 13, 178, 2, // Opcode: LD_H
|
| D | MipsGenAsmMatcher.inc | 6826 …{ 5467 /* ld.h */, Mips::LD_H, Convert__MSA128AsmReg1_0__MemOffsetSimm10_12_1, AMFBS_HasStdEnc_Has…
|
| /third_party/node/deps/v8/src/execution/loong64/ |
| D | simulator-loong64.cc | 2896 case LD_H: in DecodeTypeOp10()
|