Home
last modified time | relevance | path

Searched refs:R700 (Results 1 – 24 of 24) sorted by relevance

/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/
DR700Instructions.td1 //===-- R700Instructions.td - R700 Instruction defs -------*- tablegen -*-===//
10 // - Available to R700 and newer VLIW4/VLIW5 GPUs
11 // - Available only on R700 family GPUs.
15 def isR700 : Predicate<"Subtarget->getGeneration() == AMDGPUSubtarget::R700">;
DR600Processors.td51 def FeatureR700 : R600SubtargetFeatureGeneration<"R700", "r700",
87 // Radeon HD 4000 Series (R700).
DAMDGPUSubtarget.h52 R700 = 1, enumerator
DR600InstrFormats.td13 def isR600 : Predicate<"Subtarget->getGeneration() <= AMDGPUSubtarget::R700">;
DR600ControlFlowFinalizer.cpp139 if (ST->getGeneration() <= AMDGPUSubtarget::R700) { in getSubEntrySize()
DR600Instructions.td686 // Common Instructions R600, R700, Evergreen, Cayman
1242 // R600 / R700 Instructions
DR600InstrInfo.cpp1321 if (ST.getGeneration() <= AMDGPUSubtarget::R700) in buildSlotOfVectorInstruction()
DR600ISelLowering.cpp784 if (Gen >= AMDGPUSubtarget::R700) in LowerTrig()
/third_party/mesa3d/src/gallium/drivers/r600/
Dr600_hw_context.c142 if (rctx->b.gfx_level >= R700 && in r600_flush_emit()
148 if (rctx->b.gfx_level >= R700 && in r600_flush_emit()
189 if (rctx->b.gfx_level >= R700 && in r600_flush_emit()
199 if (rctx->b.gfx_level >= R700 && in r600_flush_emit()
218 if (rctx->b.gfx_level >= R700 && in r600_flush_emit()
400 if (ctx->b.gfx_level <= R700) { in r600_begin_new_cs()
Dr600_pipe.c174 case R700: in r600_create_context()
178 rctx->custom_blend_resolve = rctx->b.gfx_level == R700 ? r700_create_resolve_blend(rctx) in r600_create_context()
341 return rscreen->b.gfx_level > R700; in r600_get_param()
525 return rscreen->b.gfx_level >= R700; in r600_get_param()
738 case R700: in r600_screen_create()
Dr600_state.c490 if (rctx->b.gfx_level == R700) { in r600_create_rs_state()
519 if (rctx->b.gfx_level >= R700) { in r600_create_rs_state()
566 if (rctx->b.gfx_level == R700) { in r600_create_rs_state()
1579 if (rctx->b.gfx_level >= R700) { in r600_emit_db_misc_state()
1596 if (rctx->b.gfx_level >= R700) { in r600_emit_db_misc_state()
2308 if (rctx->b.gfx_level >= R700) { in r600_init_atom_start_cs()
2389 if (rctx->b.gfx_level >= R700) { in r600_init_atom_start_cs()
2422 if (rctx->b.gfx_level == R700) in r600_init_atom_start_cs()
2424 if (rctx->b.gfx_level == R700 && rctx->screen->b.has_streamout) in r600_init_atom_start_cs()
2688 if (rctx->b.gfx_level >= R700) { in r600_update_gs_state()
Dr600_asm.c264 if (bc->gfx_level < R700) in r600_bytecode_wait_acks()
285 if (bc->gfx_level >= R700) { in r600_bytecode_write_export_ack_type()
473 if (bc->gfx_level >= R700) { in reserve_cfile()
1429 case R700: in r600_bytecode_num_tex_and_vtx_instructions()
1475 case R700: in r600_bytecode_add_vtx_internal()
1785 if (bc->gfx_level == R700) in r600_bytecode_cf_build()
1886 case R700: in r600_bytecode_build()
2185 case R700: in r600_bytecode_disasm()
Dr600_state_common.c212 if (rctx->b.gfx_level <= R700 && in r600_bind_blend_state_internal()
506 if (rctx->b.gfx_level <= R700 && in r600_bind_sampler_states()
709 if (rctx->b.gfx_level <= R700 && in r600_set_sampler_views()
2004 if (rctx->b.gfx_level <= R700) { in r600_update_derived_state()
3201 if (chip <= R700) in r600_translate_colorformat()
Dr600_texture.c633 if (rscreen->gfx_level <= R700) { in r600_texture_get_fmask_info()
Dr600_shader.c264 use_sb &= !(shader->shader.needs_scratch_space && rscreen->b.gfx_level < R700); in r600_pipe_shader_create()
1635 if (ctx->bc->gfx_level < R700) { in tgsi_src()
10461 case R700: in callstack_update_max_depth()
/third_party/mesa3d/docs/relnotes/
D10.1.2.rst129 - r600g: fix edge flags and layered rendering on R600-R700
130 - r600g: disable async DMA on R700
133 - r600g: fix buffer copying on R600-R700
D7.9.rst32 - New, very experimental Gallium driver for R600-R700 Radeons.
D22.2.0.rst2396 - r600/sfn: Handle color0 writes all on R700 like on EG
/third_party/mesa3d/src/gallium/drivers/r600/sfn/
Dsfn_callstack.cpp95 case R700: in update_max_depth()
Dsfn_assembler.cpp557 assert(!instr.is_read() || m_bc->gfx_level < R700); in visit()
/third_party/mesa3d/src/amd/common/
Damd_family.h145 R700, enumerator
/third_party/mesa3d/src/gallium/drivers/r600/sb/
Dsb_context.cpp99 TRANSLATE_HW_CLASS(R700); in get_hw_class_name()
Dsb_core.cpp330 case R700: return HW_CLASS_R700; in translate_chip_class()
/third_party/mesa3d/src/gallium/winsys/radeon/drm/
Dradeon_drm_winsys.c250 ws->info.gfx_level = R700; in do_winsys_init()