Home
last modified time | relevance | path

Searched refs:cull_mode (Results 1 – 25 of 29) sorted by relevance

12

/third_party/mesa3d/src/gallium/drivers/svga/
Dsvga_pipe_rasterizer.c111 const unsigned cull_mode = translate_cull_mode(rast->templ.cull_face); in svga_define_rasterizer_object() local
143 cull_mode, in svga_define_rasterizer_object()
162 cull_mode, in svga_define_rasterizer_object()
/third_party/vk-gl-cts/android/cts/main/vk-master-2021-03-01/
Ddynamic-state.txt35 dEQP-VK.dynamic_state.monolithic.compute_transfer.single.compute.cull_mode.before
36 dEQP-VK.dynamic_state.monolithic.compute_transfer.single.compute.cull_mode.after
95 dEQP-VK.dynamic_state.monolithic.compute_transfer.single.transfer.cull_mode.before
96 dEQP-VK.dynamic_state.monolithic.compute_transfer.single.transfer.cull_mode.after
/third_party/mesa3d/src/vulkan/runtime/
Dvk_graphics_state.h196 VkCullModeFlags cull_mode; member
589 VkCullModeFlags cull_mode; member
Dvk_graphics_state.c456 rs->cull_mode = rs_info->cullMode; in vk_rasterization_state_init()
528 dst->rs.cull_mode = rs->cull_mode; in vk_dynamic_graphics_state_init_rs()
1564 COPY_IF_SET(RS_CULL_MODE, rs.cull_mode); in vk_dynamic_graphics_state_copy()
1833 SET_DYN_VALUE(dyn, RS_CULL_MODE, rs.cull_mode, cullMode); in vk_common_CmdSetCullMode()
/third_party/mesa3d/src/gallium/drivers/d3d12/
Dd3d12_gs_variant.cpp260 if (key->cull_mode != PIPE_FACE_NONE || key->has_front_face) { in d3d12_begin_emit_primitives_gs()
261 if (key->cull_mode == PIPE_FACE_BACK) in d3d12_begin_emit_primitives_gs()
263 else if (key->cull_mode == PIPE_FACE_FRONT) in d3d12_begin_emit_primitives_gs()
267 if (key->cull_mode == PIPE_FACE_BACK) in d3d12_begin_emit_primitives_gs()
Dd3d12_compiler.h203 unsigned cull_mode:2; member
Dd3d12_compiler.cpp607 key.cull_mode = sel_ctx->cull_mode_lowered; in validate_geometry_shader_variant()
609 if (key.cull_mode != PIPE_FACE_NONE || key.has_front_face) in validate_geometry_shader_variant()
/third_party/mesa3d/src/gallium/drivers/zink/
Dzink_state.c590 state->cull_mode = rs_state->cull_face; // same bits in zink_create_rasterizer_state()
666 if (ctx->gfx_pipeline_state.dyn_state1.cull_mode != ctx->rast_state->cull_mode) { in zink_bind_rasterizer_state()
667 ctx->gfx_pipeline_state.dyn_state1.cull_mode = ctx->rast_state->cull_mode; in zink_bind_rasterizer_state()
Dzink_pipeline.h44 uint8_t cull_mode; //VkCullModeFlags:2 member
Dzink_state.h88 VkCullModeFlags cull_mode; member
Dzink_pipeline.c176 rast_state.cullMode = state->dyn_state1.cull_mode; in zink_create_gfx_pipeline()
/third_party/mesa3d/src/gallium/drivers/softpipe/
Dsp_context.h131 unsigned cull_mode; member
/third_party/vk-gl-cts/external/vulkancts/mustpass/main/vk-default/
Ddynamic-state.txt127 dEQP-VK.dynamic_state.monolithic.compute_transfer.single.compute.cull_mode.before
128 dEQP-VK.dynamic_state.monolithic.compute_transfer.single.compute.cull_mode.after
187 dEQP-VK.dynamic_state.monolithic.compute_transfer.single.transfer.cull_mode.before
188 dEQP-VK.dynamic_state.monolithic.compute_transfer.single.transfer.cull_mode.after
/third_party/vk-gl-cts/android/cts/main/vk-master/
Ddynamic-state.txt127 dEQP-VK.dynamic_state.monolithic.compute_transfer.single.compute.cull_mode.before
128 dEQP-VK.dynamic_state.monolithic.compute_transfer.single.compute.cull_mode.after
187 dEQP-VK.dynamic_state.monolithic.compute_transfer.single.transfer.cull_mode.before
188 dEQP-VK.dynamic_state.monolithic.compute_transfer.single.transfer.cull_mode.after
/third_party/mesa3d/src/amd/vulkan/
Dradv_meta.c122 state->dynamic.cull_mode = cmd_buffer->state.dynamic.cull_mode; in radv_meta_save()
252 cmd_buffer->state.dynamic.cull_mode = state->dynamic.cull_mode; in radv_meta_restore()
Dradv_cmd_buffer.c108 .cull_mode = 0u,
244 if (dest->cull_mode != src->cull_mode) { in radv_bind_dynamic_state()
245 dest->cull_mode = src->cull_mode; in radv_bind_dynamic_state()
1787 pa_su_sc_mode_cntl |= S_028814_CULL_FRONT(!!(d->cull_mode & VK_CULL_MODE_FRONT_BIT)) | in radv_get_pa_su_sc_mode_cntl()
1788 S_028814_CULL_BACK(!!(d->cull_mode & VK_CULL_MODE_BACK_BIT)) | in radv_get_pa_su_sc_mode_cntl()
5829 state->dynamic.cull_mode = cullMode; in radv_CmdSetCullMode()
7446 ? (d->cull_mode & VK_CULL_MODE_FRONT_BIT) in radv_get_ngg_culling_settings()
7450 ? (d->cull_mode & VK_CULL_MODE_BACK_BIT) in radv_get_ngg_culling_settings()
Dradv_private.h1302 VkCullModeFlags cull_mode; member
1986 VkCullModeFlags cull_mode; member
Dradv_pipeline.c1666 info.cull_mode = rs->cullMode; in radv_pipeline_init_rasterization_info()
2014 dynamic->cull_mode = info->rs.cull_mode; in radv_pipeline_init_dynamic_state()
2158 S_028814_CULL_FRONT(!!(info->rs.cull_mode & VK_CULL_MODE_FRONT_BIT)) | in radv_pipeline_init_raster_state()
2159 S_028814_CULL_BACK(!!(info->rs.cull_mode & VK_CULL_MODE_BACK_BIT)) | in radv_pipeline_init_raster_state()
/third_party/mesa3d/src/gallium/drivers/r300/
Dr300_state.c1154 uint32_t cull_mode; /* R300_SU_CULL_MODE: 0x42b8 */ in r300_create_rs_state() local
1232 cull_mode = R300_FRONT_FACE_CCW; in r300_create_rs_state()
1234 cull_mode = R300_FRONT_FACE_CW; in r300_create_rs_state()
1256 cull_mode |= R300_CULL_FRONT; in r300_create_rs_state()
1259 cull_mode |= R300_CULL_BACK; in r300_create_rs_state()
1320 OUT_CB(cull_mode); in r300_create_rs_state()
/third_party/mesa3d/src/intel/vulkan/
Dgfx7_cmd_buffer.c92 .CullMode = genX(vk_to_intel_cullmode)[dyn->rs.cull_mode], in genX()
Dgfx8_cmd_buffer.c378 .CullMode = genX(vk_to_intel_cullmode)[dyn->rs.cull_mode], in genX()
/third_party/mesa3d/src/imagination/vulkan/
Dpvr_cmd_buffer.c3330 const VkCullModeFlags cull_mode = gfx_pipeline->raster_state.cull_mode; in pvr_setup_isp_faces_and_control() local
3455 if (cull_mode & VK_CULL_MODE_BACK_BIT) { in pvr_setup_isp_faces_and_control()
3457 } else if (cull_mode & VK_CULL_MODE_FRONT_BIT) { in pvr_setup_isp_faces_and_control()
3913 switch (raster_state->cull_mode) { in pvr_setup_ppp_control()
3917 (raster_state->cull_mode == VK_CULL_MODE_FRONT_BIT)) { in pvr_setup_ppp_control()
4200 if (gfx_pipeline->raster_state.cull_mode == VK_CULL_MODE_FRONT_AND_BACK) { in pvr_emit_dirty_ppp_state()
Dpvr_private.h1123 VkCullModeFlags cull_mode; member
Dpvr_pipeline.c1866 gfx_pipeline->raster_state.cull_mode = in pvr_graphics_pipeline_init()
/third_party/mesa3d/docs/gallium/cso/
Drasterizer.rst101 cull_mode

12