• Home
  • Line#
  • Scopes#
  • Navigate#
  • Raw
  • Download
1 /*
2  * Copyright (c) 2013-2020, Huawei Technologies Co., Ltd. All rights reserved.
3  * Copyright (c) 2020-2022 Huawei Device Co., Ltd. All rights reserved.
4  *
5  * Redistribution and use in source and binary forms, with or without modification,
6  * are permitted provided that the following conditions are met:
7  *
8  * 1. Redistributions of source code must retain the above copyright notice, this list of
9  *    conditions and the following disclaimer.
10  *
11  * 2. Redistributions in binary form must reproduce the above copyright notice, this list
12  *    of conditions and the following disclaimer in the documentation and/or other materials
13  *    provided with the distribution.
14  *
15  * 3. Neither the name of the copyright holder nor the names of its contributors may be used
16  *    to endorse or promote products derived from this software without specific prior written
17  *    permission.
18  *
19  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
20  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
21  * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
22  * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR
23  * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
24  * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
25  * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
26  * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
27  * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
28  * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF
29  * ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
30  */
31 
32 #include "los_arch_context.h"
33 #include "los_arch_interrupt.h"
34 #include "los_arch_timer.h"
35 #include "los_task.h"
36 #include "los_sched.h"
37 #include "los_memory.h"
38 #include "soc_common.h"
39 
40 STATIC UINT32 g_sysNeedSched = FALSE;
41 
ArchInit(VOID)42 LITE_OS_SEC_TEXT_INIT VOID ArchInit(VOID)
43 {
44     HalHwiInit();
45 }
46 
HalIrqEndCheckNeedSched(VOID)47 VOID HalIrqEndCheckNeedSched(VOID)
48 {
49     if (g_sysNeedSched) {
50         LOS_Schedule();
51     }
52 }
53 
ArchTaskSchedule(VOID)54 VOID ArchTaskSchedule(VOID)
55 {
56     UINT32 intSave;
57 
58     if (OS_INT_ACTIVE) {
59         g_sysNeedSched = TRUE;
60         return;
61     }
62 
63     intSave = LOS_IntLock();
64     g_sysNeedSched = FALSE;
65     BOOL isSwitch = OsSchedTaskSwitch();
66     if (isSwitch) {
67         HalTaskContextSwitch(intSave);
68         return;
69     }
70 
71     LOS_IntRestore(intSave);
72     return;
73 }
74 
ArchSysExit(VOID)75 LITE_OS_SEC_TEXT_MINOR VOID ArchSysExit(VOID)
76 {
77     ArchIntLock();
78     while (1) {
79     }
80 }
81 
ArchTskStackInit(UINT32 taskID,UINT32 stackSize,VOID * topStack)82 LITE_OS_SEC_TEXT_INIT VOID *ArchTskStackInit(UINT32 taskID, UINT32 stackSize, VOID *topStack)
83 {
84     TaskContext *context = (TaskContext *)((UINTPTR)topStack + stackSize - sizeof(TaskContext));
85 
86     context->mstatus = RISCV_MSTATUS_MPP | RISCV_MSTATUS_MPIE;
87     context->mepc = (UINT32)(UINTPTR)OsTaskEntry;
88     context->tp = TP_INIT_VALUE;
89     context->sp = SP_INIT_VALUE;
90     context->s11 = S11_INIT_VALUE;
91     context->s10 = S10_INIT_VALUE;
92     context->s9 = S9_INIT_VALUE;
93     context->s8 = S8_INIT_VALUE;
94     context->s7 = S7_INIT_VALUE;
95     context->s6 = S6_INIT_VALUE;
96     context->s5 = S5_INIT_VALUE;
97     context->s4 = S4_INIT_VALUE;
98     context->s3 = S3_INIT_VALUE;
99     context->s2 = S2_INIT_VALUE;
100     context->s1 = S1_INIT_VALUE;
101     context->s0 = FP_INIT_VALUE;
102     context->t6 = T6_INIT_VALUE;
103     context->t5 = T5_INIT_VALUE;
104     context->t4 = T4_INIT_VALUE;
105     context->t3 = T3_INIT_VALUE;
106     context->a7 = A7_INIT_VALUE;
107     context->a6 = A6_INIT_VALUE;
108     context->a5 = A5_INIT_VALUE;
109     context->a4 = A4_INIT_VALUE;
110     context->a3 = A3_INIT_VALUE;
111     context->a2 = A2_INIT_VALUE;
112     context->a1 = A1_INIT_VALUE;
113     context->a0 = taskID;
114     context->t2 = T2_INIT_VALUE;
115     context->t1 = T1_INIT_VALUE;
116     context->t0 = T0_INIT_VALUE;
117     context->ra = (UINT32)(UINTPTR)ArchSysExit;
118     return (VOID *)context;
119 }
120 
ArchStartSchedule(VOID)121 LITE_OS_SEC_TEXT_INIT UINT32 ArchStartSchedule(VOID)
122 {
123     (VOID)LOS_IntLock();
124     OsSchedStart();
125     HalStartToRun();
126     return LOS_OK; /* never return */
127 }
128 
wfi(VOID)129 LITE_OS_SEC_TEXT VOID wfi(VOID)
130 {
131     __asm__ __volatile__("wfi");
132 }
133 
mb(VOID)134 LITE_OS_SEC_TEXT VOID mb(VOID)
135 {
136     __asm__ __volatile__("fence":::"memory");
137 }
138 
dsb(VOID)139 LITE_OS_SEC_TEXT VOID dsb(VOID)
140 {
141     __asm__ __volatile__("fence":::"memory");
142 }
143