| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/nvmem/ |
| D | qcom,qfprom.yaml | 64 reg = <0 0x00784000 0 0x8ff>, 65 <0 0x00780000 0 0x7a0>, 66 <0 0x00782000 0 0x100>, 67 <0 0x00786000 0 0x1fff>; 76 reg = <0x25b 0x1>; 89 reg = <0 0x00784000 0 0x8ff>; 94 reg = <0x1eb 0x1>;
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/nvmem/ |
| D | qcom,qfprom.yaml | 88 reg = <0 0x00784000 0 0x8ff>, 89 <0 0x00780000 0 0x7a0>, 90 <0 0x00782000 0 0x100>, 91 <0 0x00786000 0 0x1fff>; 100 reg = <0x25b 0x1>; 113 reg = <0 0x00784000 0 0x8ff>; 118 reg = <0x1eb 0x1>;
|
| /kernel/linux/linux-6.6/drivers/mfd/ |
| D | timberdale.h | 23 #define TIMB_REV_MAJOR 0x00 24 #define TIMB_REV_MINOR 0x04 25 #define TIMB_HW_CONFIG 0x08 26 #define TIMB_SW_RST 0x40 29 #define TIMB_HW_CONFIG_SPI_8BIT 0x80 31 #define TIMB_HW_VER_MASK 0x0f 32 #define TIMB_HW_VER0 0x00 33 #define TIMB_HW_VER1 0x01 34 #define TIMB_HW_VER2 0x02 35 #define TIMB_HW_VER3 0x03 [all …]
|
| /kernel/linux/linux-5.10/drivers/mfd/ |
| D | timberdale.h | 23 #define TIMB_REV_MAJOR 0x00 24 #define TIMB_REV_MINOR 0x04 25 #define TIMB_HW_CONFIG 0x08 26 #define TIMB_SW_RST 0x40 29 #define TIMB_HW_CONFIG_SPI_8BIT 0x80 31 #define TIMB_HW_VER_MASK 0x0f 32 #define TIMB_HW_VER0 0x00 33 #define TIMB_HW_VER1 0x01 34 #define TIMB_HW_VER2 0x02 35 #define TIMB_HW_VER3 0x03 [all …]
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/opp/ |
| D | opp-v2-kryo-cpu.yaml | 41 '^opp-?[0-9]+$': 54 0: MSM8996, speedbin 0 61 0-3: unused 62 4: MSM8996SG, speedbin 0 66 enum: [0x1, 0x2, 0x3, 0x4, 0x5, 0x6, 0x7, 67 0x9, 0xd, 0xe, 0xf, 68 0x10, 0x20, 0x30, 0x70] 85 '^opp-?[0-9]+$': 101 #size-cells = <0>; 103 CPU0: cpu@0 { [all …]
|
| /kernel/linux/linux-5.10/drivers/ssb/ |
| D | driver_gige.c | 116 if ((PCI_SLOT(devfn) > 0) || (PCI_FUNC(devfn) > 0)) in ssb_gige_pci_read_config() 146 if ((PCI_SLOT(devfn) > 0) || (PCI_FUNC(devfn) > 0)) in ssb_gige_pci_write_config() 185 dev->pci_controller.io_map_base = 0x800; in ssb_gige_probe() 190 dev->io_resource.start = 0x800; in ssb_gige_probe() 191 dev->io_resource.end = 0x8FF; in ssb_gige_probe() 195 ssb_device_enable(sdev, 0); in ssb_gige_probe() 200 gige_pcicfg_write32(dev, PCI_BASE_ADDRESS_1, 0); in ssb_gige_probe() 204 dev->mem_resource.end = base + 0x10000 - 1; in ssb_gige_probe() 218 gige_write32(dev, SSB_GIGE_SHIM_FLUSHSTAT, 0x00000068); in ssb_gige_probe() 231 dev->has_rgmii = 0; in ssb_gige_probe() [all …]
|
| /kernel/linux/linux-6.6/drivers/ssb/ |
| D | driver_gige.c | 116 if ((PCI_SLOT(devfn) > 0) || (PCI_FUNC(devfn) > 0)) in ssb_gige_pci_read_config() 146 if ((PCI_SLOT(devfn) > 0) || (PCI_FUNC(devfn) > 0)) in ssb_gige_pci_write_config() 185 dev->pci_controller.io_map_base = 0x800; in ssb_gige_probe() 190 dev->io_resource.start = 0x800; in ssb_gige_probe() 191 dev->io_resource.end = 0x8FF; in ssb_gige_probe() 195 ssb_device_enable(sdev, 0); in ssb_gige_probe() 200 gige_pcicfg_write32(dev, PCI_BASE_ADDRESS_1, 0); in ssb_gige_probe() 204 dev->mem_resource.end = base + 0x10000 - 1; in ssb_gige_probe() 218 gige_write32(dev, SSB_GIGE_SHIM_FLUSHSTAT, 0x00000068); in ssb_gige_probe() 231 dev->has_rgmii = 0; in ssb_gige_probe() [all …]
|
| /kernel/linux/linux-6.6/drivers/ata/ |
| D | ahci_imx.c | 28 IMX_TIMER1MS = 0x00e0, 30 IMX_P0PHYCR = 0x0178, 37 IMX_P0PHYSR = 0x017c, 39 IMX_P0PHYSR_CR_DATA_OUT = 0xffff << 0, 41 IMX_LANE0_OUT_STAT = 0x2003, 44 IMX_CLOCK_RESET = 0x7f3f, 45 IMX_CLOCK_RESET_RESET = 1 << 0, 47 IMX8QM_SATA_PHY_RX_IMPED_RATIO_OFFSET = 0x03, 48 IMX8QM_SATA_PHY_TX_IMPED_RATIO_OFFSET = 0x09, 49 IMX8QM_SATA_PHY_IMPED_RATIO_85OHM = 0x6c, [all …]
|
| /kernel/linux/linux-5.10/drivers/ata/ |
| D | ahci_imx.c | 28 IMX_TIMER1MS = 0x00e0, 30 IMX_P0PHYCR = 0x0178, 37 IMX_P0PHYSR = 0x017c, 39 IMX_P0PHYSR_CR_DATA_OUT = 0xffff << 0, 41 IMX_LANE0_OUT_STAT = 0x2003, 44 IMX_CLOCK_RESET = 0x7f3f, 45 IMX_CLOCK_RESET_RESET = 1 << 0, 47 IMX8QM_SATA_PHY_RX_IMPED_RATIO_OFFSET = 0x03, 48 IMX8QM_SATA_PHY_TX_IMPED_RATIO_OFFSET = 0x09, 49 IMX8QM_SATA_PHY_IMPED_RATIO_85OHM = 0x6c, [all …]
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/include/asic_reg/gmc/ |
| D | gmc_7_0_d.h | 27 #define mmMC_CONFIG 0x800 28 #define mmMC_ARB_AGE_CNTL 0x9bf 29 #define mmMC_ARB_RET_CREDITS2 0x9c0 30 #define mmMC_ARB_FED_CNTL 0x9c1 31 #define mmMC_ARB_GECC2_STATUS 0x9c2 32 #define mmMC_ARB_GECC2_MISC 0x9c3 33 #define mmMC_ARB_GECC2_DEBUG 0x9c4 34 #define mmMC_ARB_GECC2_DEBUG2 0x9c5 35 #define mmMC_ARB_GECC2 0x9c9 36 #define mmMC_ARB_GECC2_CLI 0x9ca [all …]
|
| D | gmc_8_2_d.h | 27 #define mmMC_CONFIG 0x800 28 #define mmMC_ARB_ATOMIC 0x9be 29 #define mmMC_ARB_AGE_CNTL 0x9bf 30 #define mmMC_ARB_RET_CREDITS2 0x9c0 31 #define mmMC_ARB_FED_CNTL 0x9c1 32 #define mmMC_ARB_GECC2_STATUS 0x9c2 33 #define mmMC_ARB_GECC2_MISC 0x9c3 34 #define mmMC_ARB_GECC2_DEBUG 0x9c4 35 #define mmMC_ARB_GECC2_DEBUG2 0x9c5 36 #define mmMC_ARB_PERF_CID 0x9c6 [all …]
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/amd/include/asic_reg/gmc/ |
| D | gmc_7_0_d.h | 27 #define mmMC_CONFIG 0x800 28 #define mmMC_ARB_AGE_CNTL 0x9bf 29 #define mmMC_ARB_RET_CREDITS2 0x9c0 30 #define mmMC_ARB_FED_CNTL 0x9c1 31 #define mmMC_ARB_GECC2_STATUS 0x9c2 32 #define mmMC_ARB_GECC2_MISC 0x9c3 33 #define mmMC_ARB_GECC2_DEBUG 0x9c4 34 #define mmMC_ARB_GECC2_DEBUG2 0x9c5 35 #define mmMC_ARB_GECC2 0x9c9 36 #define mmMC_ARB_GECC2_CLI 0x9ca [all …]
|
| D | gmc_8_2_d.h | 27 #define mmMC_CONFIG 0x800 28 #define mmMC_ARB_ATOMIC 0x9be 29 #define mmMC_ARB_AGE_CNTL 0x9bf 30 #define mmMC_ARB_RET_CREDITS2 0x9c0 31 #define mmMC_ARB_FED_CNTL 0x9c1 32 #define mmMC_ARB_GECC2_STATUS 0x9c2 33 #define mmMC_ARB_GECC2_MISC 0x9c3 34 #define mmMC_ARB_GECC2_DEBUG 0x9c4 35 #define mmMC_ARB_GECC2_DEBUG2 0x9c5 36 #define mmMC_ARB_PERF_CID 0x9c6 [all …]
|
| /kernel/linux/linux-5.10/drivers/staging/rtl8192e/rtl8192e/ |
| D | r8192E_phyreg.h | 11 #define RF_DATA 0x1d4 13 #define rPMAC_Reset 0x100 14 #define rPMAC_TxStart 0x104 15 #define rPMAC_TxLegacySIG 0x108 16 #define rPMAC_TxHTSIG1 0x10c 17 #define rPMAC_TxHTSIG2 0x110 18 #define rPMAC_PHYDebug 0x114 19 #define rPMAC_TxPacketNum 0x118 20 #define rPMAC_TxIdle 0x11c 21 #define rPMAC_TxMACHeader0 0x120 [all …]
|
| /kernel/linux/linux-6.6/drivers/staging/rtl8192e/rtl8192e/ |
| D | r8192E_phyreg.h | 10 #define RF_DATA 0x1d4 12 #define rPMAC_Reset 0x100 13 #define rPMAC_TxStart 0x104 14 #define rPMAC_TxLegacySIG 0x108 15 #define rPMAC_TxHTSIG1 0x10c 16 #define rPMAC_TxHTSIG2 0x110 17 #define rPMAC_PHYDebug 0x114 18 #define rPMAC_TxPacketNum 0x118 19 #define rPMAC_TxIdle 0x11c 20 #define rPMAC_TxMACHeader0 0x120 [all …]
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/include/asic_reg/smu/ |
| D | smu_8_0_enum.h | 28 DBG_BLOCK_ID_RESERVED = 0x0, 29 DBG_BLOCK_ID_DBG = 0x1, 30 DBG_BLOCK_ID_VMC = 0x2, 31 DBG_BLOCK_ID_PDMA = 0x3, 32 DBG_BLOCK_ID_CG = 0x4, 33 DBG_BLOCK_ID_SRBM = 0x5, 34 DBG_BLOCK_ID_GRBM = 0x6, 35 DBG_BLOCK_ID_RLC = 0x7, 36 DBG_BLOCK_ID_CSC = 0x8, 37 DBG_BLOCK_ID_SEM = 0x9, [all …]
|
| D | smu_7_1_2_enum.h | 27 #define CG_SRBM_START_ADDR 0x600 28 #define CG_SRBM_END_ADDR 0x8ff 29 #define RCU_CCF_DWORDS0 0xa0 30 #define RCU_CCF_BITS0 0x1400 31 #define RCU_CCF_DWORDS1 0x0 32 #define RCU_CCF_BITS1 0x0 33 #define RCU_SAM_BYTES 0x2c 34 #define RCU_SAM_RTL_BYTES 0x2c 35 #define RCU_SMU_BYTES 0x14 36 #define RCU_SMU_RTL_BYTES 0x14 [all …]
|
| D | smu_7_1_1_enum.h | 27 #define CG_SRBM_START_ADDR 0x600 28 #define CG_SRBM_END_ADDR 0x8ff 29 #define RCU_CCF_DWORDS0 0x80 30 #define RCU_CCF_BITS0 0x1000 31 #define RCU_CCF_DWORDS1 0x0 32 #define RCU_CCF_BITS1 0x0 33 #define RCU_SAM_BYTES 0x0 34 #define RCU_SAM_RTL_BYTES 0x0 35 #define RCU_SMU_BYTES 0x0 36 #define RCU_SMU_RTL_BYTES 0x0 [all …]
|
| D | smu_7_1_0_enum.h | 27 #define CG_SRBM_START_ADDR 0x600 28 #define CG_SRBM_END_ADDR 0x8ff 29 #define RCU_CCF_DWORDS0 0x28 30 #define RCU_CCF_BITS0 0x500 31 #define RCU_CCF_DWORDS1 0x7f 32 #define RCU_CCF_BITS1 0x1000 33 #define RCU_SAM_BYTES 0x40 34 #define RCU_SAM_RTL_BYTES 0x40 35 #define KEYS_CHAIN_ADR 0x0 36 #define SAMU_KEY_SADR 0xa0 [all …]
|
| D | smu_7_1_3_enum.h | 27 #define CG_SRBM_START_ADDR 0x600 28 #define CG_SRBM_END_ADDR 0x8ff 29 #define RCU_CCF_DWORDS0 0xa0 30 #define RCU_CCF_BITS0 0x1400 31 #define RCU_SAM_BYTES 0x2c 32 #define RCU_SAM_RTL_BYTES 0x2c 33 #define RCU_SMU_BYTES 0x14 34 #define RCU_SMU_RTL_BYTES 0x14 35 #define SFP_CHAIN_ADDR 0x1 36 #define SFP_SADR 0x0 [all …]
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/amd/include/asic_reg/smu/ |
| D | smu_8_0_enum.h | 28 DBG_BLOCK_ID_RESERVED = 0x0, 29 DBG_BLOCK_ID_DBG = 0x1, 30 DBG_BLOCK_ID_VMC = 0x2, 31 DBG_BLOCK_ID_PDMA = 0x3, 32 DBG_BLOCK_ID_CG = 0x4, 33 DBG_BLOCK_ID_SRBM = 0x5, 34 DBG_BLOCK_ID_GRBM = 0x6, 35 DBG_BLOCK_ID_RLC = 0x7, 36 DBG_BLOCK_ID_CSC = 0x8, 37 DBG_BLOCK_ID_SEM = 0x9, [all …]
|
| D | smu_7_1_2_enum.h | 27 #define CG_SRBM_START_ADDR 0x600 28 #define CG_SRBM_END_ADDR 0x8ff 29 #define RCU_CCF_DWORDS0 0xa0 30 #define RCU_CCF_BITS0 0x1400 31 #define RCU_CCF_DWORDS1 0x0 32 #define RCU_CCF_BITS1 0x0 33 #define RCU_SAM_BYTES 0x2c 34 #define RCU_SAM_RTL_BYTES 0x2c 35 #define RCU_SMU_BYTES 0x14 36 #define RCU_SMU_RTL_BYTES 0x14 [all …]
|
| D | smu_7_1_1_enum.h | 27 #define CG_SRBM_START_ADDR 0x600 28 #define CG_SRBM_END_ADDR 0x8ff 29 #define RCU_CCF_DWORDS0 0x80 30 #define RCU_CCF_BITS0 0x1000 31 #define RCU_CCF_DWORDS1 0x0 32 #define RCU_CCF_BITS1 0x0 33 #define RCU_SAM_BYTES 0x0 34 #define RCU_SAM_RTL_BYTES 0x0 35 #define RCU_SMU_BYTES 0x0 36 #define RCU_SMU_RTL_BYTES 0x0 [all …]
|
| D | smu_7_1_0_enum.h | 27 #define CG_SRBM_START_ADDR 0x600 28 #define CG_SRBM_END_ADDR 0x8ff 29 #define RCU_CCF_DWORDS0 0x28 30 #define RCU_CCF_BITS0 0x500 31 #define RCU_CCF_DWORDS1 0x7f 32 #define RCU_CCF_BITS1 0x1000 33 #define RCU_SAM_BYTES 0x40 34 #define RCU_SAM_RTL_BYTES 0x40 35 #define KEYS_CHAIN_ADR 0x0 36 #define SAMU_KEY_SADR 0xa0 [all …]
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/opp/ |
| D | qcom-nvmem-cpufreq.txt | 48 0: MSM8996 V3, speedbin 0 52 4: MSM8996 SG, speedbin 0 62 #size-cells = <0>; 64 CPU0: cpu@0 { 67 reg = <0x0 0x0>; 69 clocks = <&kryocc 0>; 83 reg = <0x0 0x1>; 85 clocks = <&kryocc 0>; 95 reg = <0x0 0x100>; 111 reg = <0x0 0x101>; [all …]
|