Home
last modified time | relevance | path

Searched full:texture (Results 1 – 25 of 119) sorted by relevance

12345

/kernel/linux/linux-5.10/drivers/gpu/drm/via/
Dvia_verifier.c282 * Require that all AGP texture levels reside in the same AGP map which should
303 cur_seq->tex_level_lo[cur_seq->texture]; in finish_current_sequence()
304 unsigned end = cur_seq->tex_level_hi[cur_seq->texture]; in finish_current_sequence()
316 &(cur_seq->t_addr[tex = cur_seq->texture][start]); in finish_current_sequence()
335 ("AGP texture is not in allowed map\n"); in finish_current_sequence()
428 tmp_addr = &cur_seq->t_addr[cur_seq->texture][tmp]; in investigate_hazard()
435 tmp_addr = &cur_seq->t_addr[cur_seq->texture][tmp]; in investigate_hazard()
444 cur_seq->tex_level_lo[tmp = cur_seq->texture] = cmd & 0x3F; in investigate_hazard()
452 cur_seq->pitch[cur_seq->texture][tmp] = in investigate_hazard()
454 cur_seq->tex_npot[cur_seq->texture] = 1; in investigate_hazard()
[all …]
Dvia_3d_reg.h685 /* Texture subtype definitions
691 /* Attribute of texture n
1034 *-- Define the input texture.
1130 /*=* John Sheng [2003.7.18] texture combine *=*/
1159 *-- Define the texture alpha input.
1233 /* Texture Palette n
1401 /*---- start of texture 0 setting ----
1475 /*---- end of texture 0 setting ---- 0x008f
1478 /*---- start of texture 1 setting ----
1554 /*---- end of texture 1 setting ---- 0xaf
[all …]
/kernel/linux/linux-5.10/include/uapi/drm/
Di810_drm.h85 /* Texture state (per tex unit)
165 /* Maintain an LRU of contiguous regions of texture space. If
166 * you think you own a region of texture memory, and it has an
172 * texture information of other clients - by maintaining them
175 * texture space, and can make informed decisions as to which
177 * kick out your own texture or someone else's - simply eject
183 int texAge; /* last time texture was uploaded */
Dmga_drm.h154 /* Setup registers for each texture unit
223 /* LRU lists for texture memory in agp space and on the card.
307 * \name AGP texture region
310 * be filled in with the actual AGP texture settings.
319 __u32 texture_size; /**< Size of the AGP texture region. */
Dvc4_drm.h112 /* Pointer to uniform data and texture handles for the textures
117 * uniform data has a __u32 index into bo_handles per texture
119 * the program. Following the texture BO handle indices is the actual
/kernel/linux/linux-5.10/drivers/staging/media/atomisp/pci/isp/kernels/bnr/bnr2_2/
Dia_css_bnr2_2_types.h63 s32 detail_gain; /** Gain for low contrast texture control */
64 s32 detail_gain_divisor; /** Gain divisor for low contrast texture control */
65 s32 detail_level_offset; /** Bias value for low contrast texture control */
/kernel/linux/linux-6.6/drivers/staging/media/atomisp/pci/isp/kernels/bnr/bnr2_2/
Dia_css_bnr2_2_types.h63 s32 detail_gain; /** Gain for low contrast texture control */
64 s32 detail_gain_divisor; /** Gain divisor for low contrast texture control */
65 s32 detail_level_offset; /** Bias value for low contrast texture control */
/kernel/linux/linux-5.10/drivers/gpu/drm/radeon/
Dradeon_drv.h75 * Add texture rectangle support for r100.
87 * 1.15- Add support for texture micro tiling
90 * texture filtering on r200
99 * 1.22- Add support for texture cache flushes (R300_TX_CNTL)
Dr600_cs.c1461 * @texture: texture's bo structure
1465 * the texture and mipmap bo object are big enough to cover this resource.
1468 struct radeon_bo *texture, in r600_check_texture_resource() argument
1544 dev_warn(p->dev, "this kernel doesn't support %d texture dim\n", G_038000_DIM(word0)); in r600_check_texture_resource()
1548 dev_warn(p->dev, "%s:%d texture invalid format %d\n", in r600_check_texture_resource()
1579 dev_warn(p->dev, "texture blevel %d > llevel %d\n", in r600_check_texture_resource()
1591 /* using get ib will give us the offset into the texture bo */ in r600_check_texture_resource()
1592 if ((l0_size + word2) > radeon_bo_size(texture)) { in r600_check_texture_resource()
1593 dev_warn(p->dev, "texture bo too small ((%d %d) (%d %d) %d %d %d -> %d have %ld)\n", in r600_check_texture_resource()
1596 l0_size, radeon_bo_size(texture)); in r600_check_texture_resource()
[all …]
/kernel/linux/linux-6.6/drivers/gpu/drm/radeon/
Dradeon_drv.h75 * Add texture rectangle support for r100.
87 * 1.15- Add support for texture micro tiling
90 * texture filtering on r200
99 * 1.22- Add support for texture cache flushes (R300_TX_CNTL)
Dr600_cs.c1460 * @texture: texture's bo structure
1467 * the texture and mipmap bo object are big enough to cover this resource.
1470 struct radeon_bo *texture, in r600_check_texture_resource() argument
1546 dev_warn(p->dev, "this kernel doesn't support %d texture dim\n", G_038000_DIM(word0)); in r600_check_texture_resource()
1550 dev_warn(p->dev, "%s:%d texture invalid format %d\n", in r600_check_texture_resource()
1581 dev_warn(p->dev, "texture blevel %d > llevel %d\n", in r600_check_texture_resource()
1593 /* using get ib will give us the offset into the texture bo */ in r600_check_texture_resource()
1594 if ((l0_size + word2) > radeon_bo_size(texture)) { in r600_check_texture_resource()
1595 dev_warn(p->dev, "texture bo too small ((%d %d) (%d %d) %d %d %d -> %d have %ld)\n", in r600_check_texture_resource()
1598 l0_size, radeon_bo_size(texture)); in r600_check_texture_resource()
[all …]
/kernel/linux/linux-5.10/drivers/gpu/drm/vmwgfx/device_include/
Dsvga3d_limits.h94 * This is the limit to the number of fixed-function texture
95 * transforms and texture coordinates we can support. It does *not*
96 * correspond to the number of texture image units (samplers) we
Dsvga3d_devcaps.h82 * fixed-function texture units available. Each of these units
83 * work in both FFP and Shader modes, and they support texture
84 * transforms and texture coordinates. The host may have additional
85 * texture image units that are only usable with shaders.
487 * ARRAY: Does the format support texture arrays?
Dsvga3d_types.h778 * Indicated that this format can be read as an SRGB texture (meaning that the
794 * Indicates that this format cannot be used with texture filtering.
822 * Indicates that this format can be used by vertex texture sampler.
827 * Indicates that this format supports neither texture coordinate
867 uint32 texture : 1; member
1417 * Texture argument constants for texture combiner
1432 /* Modifiers for texture argument constants defined above. */
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/media/
Drenesas,imr.txt6 data in an external memory as 2D texture data and performing texture mapping
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/media/
Drenesas,imr.yaml15 capture data or data in an external memory as 2D texture data and performing
16 texture mapping and drawing with respect to any shape that is split into
/kernel/linux/linux-6.6/drivers/staging/media/atomisp/pci/isp/kernels/tdf/tdf_1.0/
Dia_css_tdf_types.h38 s32 eps_scale_text; /** Epsilon scaling coefficient for texture region. */
43 s32 blend_text; /** Blending ratio at texture region. */
/kernel/linux/linux-5.10/drivers/staging/media/atomisp/pci/isp/kernels/tdf/tdf_1.0/
Dia_css_tdf_types.h38 s32 eps_scale_text; /** Epsilon scaling coefficient for texture region. */
43 s32 blend_text; /** Blending ratio at texture region. */
/kernel/linux/linux-5.10/drivers/gpu/drm/v3d/
Dv3d_gem.c24 /* Set OVRTMUOUT, which means that the texture sampler uniform in v3d_init_core()
26 * using the hardware default behavior based on the texture in v3d_init_core()
28 * "2" in the indirect texture state's output_type field. in v3d_init_core()
162 /* Invalidates texture L2 cachelines */
180 /* Cleans texture L1 and L2 cachelines (writing back dirty data).
670 * v3d_submit_tfu_ioctl() - Submits a TFU (texture formatting) job to the V3D.
765 * v3d_submit_csd_ioctl() - Submits a CSD (texture formatting) job to the V3D.
/kernel/linux/linux-6.6/drivers/char/agp/
DKconfig14 If you need more texture memory than you can get with the AGP GART
17 and have up to a couple gigs of texture space.
/kernel/linux/linux-5.10/drivers/char/agp/
DKconfig14 If you need more texture memory than you can get with the AGP GART
17 and have up to a couple gigs of texture space.
/kernel/linux/linux-5.10/drivers/gpu/drm/vc4/
Dvc4_validate.c169 * never have a render target larger than 4096. The texture in vc4_check_tex_size()
663 DRM_DEBUG("Texture format %d unsupported\n", type); in reloc_tex()
683 /* The mipmap levels are stored before the base of the texture. Make in reloc_tex()
736 DRM_INFO("Texture p0 at %d: 0x%08x\n", sample->p_offset[0], p0); in reloc_tex()
737 DRM_INFO("Texture p1 at %d: 0x%08x\n", sample->p_offset[1], p1); in reloc_tex()
738 DRM_INFO("Texture p2 at %d: 0x%08x\n", sample->p_offset[2], p2); in reloc_tex()
739 DRM_INFO("Texture p3 at %d: 0x%08x\n", sample->p_offset[3], p3); in reloc_tex()
/kernel/linux/linux-6.6/drivers/gpu/drm/vc4/
Dvc4_validate.c177 * never have a render target larger than 4096. The texture in vc4_check_tex_size()
675 DRM_DEBUG("Texture format %d unsupported\n", type); in reloc_tex()
695 /* The mipmap levels are stored before the base of the texture. Make in reloc_tex()
748 DRM_INFO("Texture p0 at %d: 0x%08x\n", sample->p_offset[0], p0); in reloc_tex()
749 DRM_INFO("Texture p1 at %d: 0x%08x\n", sample->p_offset[1], p1); in reloc_tex()
750 DRM_INFO("Texture p2 at %d: 0x%08x\n", sample->p_offset[2], p2); in reloc_tex()
751 DRM_INFO("Texture p3 at %d: 0x%08x\n", sample->p_offset[3], p3); in reloc_tex()
/kernel/linux/linux-6.6/drivers/gpu/drm/v3d/
Dv3d_gem.c24 /* Set OVRTMUOUT, which means that the texture sampler uniform in v3d_init_core()
26 * using the hardware default behavior based on the texture in v3d_init_core()
28 * "2" in the indirect texture state's output_type field. in v3d_init_core()
166 /* Invalidates texture L2 cachelines */
184 /* Cleans texture L1 and L2 cachelines (writing back dirty data).
808 * v3d_submit_tfu_ioctl() - Submits a TFU (texture formatting) job to the V3D.
901 * v3d_submit_csd_ioctl() - Submits a CSD (texture formatting) job to the V3D.
/kernel/linux/linux-6.6/include/uapi/drm/
Dvc4_drm.h112 /* Pointer to uniform data and texture handles for the textures
117 * uniform data has a __u32 index into bo_handles per texture
119 * the program. Following the texture BO handle indices is the actual

12345