/art/compiler/optimizing/ |
D | intrinsics_mips.cc | 539 __ Addiu(TMP, in, -1); in GenNumberOfTrailingZeroes() local 1629 __ Addiu(TMP, TMP, 4); in VisitStringEquals() local 1630 __ Addiu(temp3, temp3, 4); in VisitStringEquals() local 1632 __ Addiu(temp1, temp1, mirror::kUseStringCompression ? -4 : -2); in VisitStringEquals() local 2013 __ Addiu(TMP, out, 1); in VisitMathRoundFloat() local 2154 __ Addiu(dstPtr, dstObj, data_offset); in VisitStringGetCharsNoCheck() local 2172 __ Addiu(numChrs, numChrs, -1); in VisitStringGetCharsNoCheck() local 2173 __ Addiu(srcPtr, srcPtr, 1); in VisitStringGetCharsNoCheck() local 2174 __ Addiu(dstPtr, dstPtr, 2); in VisitStringGetCharsNoCheck() local 2182 __ Addiu(srcPtr, srcObj, value_offset); in VisitStringGetCharsNoCheck() local [all …]
|
D | code_generator_mips.cc | 1293 __ Addiu(TMP, TMP, 1); in GenerateFrameEntry() local 1768 __ Addiu(reg, TMP, /* imm16= */ 0x5678, &info_low->label); in LoadBootImageAddress() local 1797 __ Addiu(argument, argument, /* imm16= */ 0x5678, &info_low->label); in AllocateInstanceForIntrinsic() local 2205 __ Addiu(dst, lhs, rhs_imm); in HandleBinaryOp() local 2215 __ Addiu(dst, dst, rhs_imm_low); in HandleBinaryOp() local 2341 __ Addiu(dst_low, lhs_low, low); in HandleBinaryOp() local 2353 __ Addiu(dst_high, lhs_high, high); in HandleBinaryOp() local 3583 __ Addiu(temp, temp, 2 * kHeapReferenceSize); // Possibly in delay slot on R2. in VisitCheckCast() local 3588 __ Addiu(TMP, TMP, -2); in VisitCheckCast() local 4375 __ Addiu(TMP, TMP, 1); in HandleGoto() local [all …]
|
D | code_generator_mips64.cc | 1094 __ Addiu(TMP, TMP, 1); in GenerateFrameEntry() local 2040 __ Addiu(dst, lhs, rhs_imm); in HandleBinaryOp() local 2049 __ Addiu(dst, dst, rhs_imm_low); in HandleBinaryOp() local 3143 __ Addiu(TMP, TMP, -2); in VisitCheckCast() local 3702 __ Addiu(TMP, TMP, 1); in HandleGoto() local 3769 __ Addiu(dst, lhs, -rhs_imm); in GenerateIntLongCompare() local 3918 __ Addiu(dst, lhs, -rhs_imm); in MaterializeIntLongCompare() local 4103 __ Addiu(dst, dst, 1); in GenerateFpCompare() local 4156 __ Addiu(dst, dst, 1); in GenerateFpCompare() local 7520 __ Addiu(temp_reg, temp_reg, -2); in GenPackedSwitchWithCompares() local [all …]
|
D | intrinsics_mips64.cc | 649 __ Addiu(TMP, out, 1); in GenRound() local 1480 __ Addiu(temp1, temp1, mirror::kUseStringCompression ? -8 : -4); in VisitStringEquals() local
|
/art/compiler/utils/mips/ |
D | assembler_mips_test.cc | 362 TEST_F(AssemblerMIPSTest, Addiu) { in TEST_F() argument 2566 __ Addiu(mips::V0, mips::A0, 0x5678); // Possibly patchable instruction, not absorbed. in TEST_F() local 2581 __ Addiu(mips::V0, mips::A0, 0x5680); // Immediate isn't 0x5678, absorbed. in TEST_F() local 2756 __ Addiu(mips::V0, mips::A0, 0x5678, &patcher_label3); in TEST_F() local 2793 __ Addiu(mips::T0, mips::T1, 0x5678, &patcher_label1); in TEST_F() local 2804 __ Addiu(mips::T0, mips::T1, 0x5678, &patcher_label2); in TEST_F() local 2894 __ Addiu(mips::A0, mips::A1, 0); in TEST_F() local 2931 __ Addiu(mips::A0, mips::A1, 0); in TEST_F() local 2972 __ Addiu(mips::A0, mips::A1, 0); in TEST_F() local 3009 __ Addiu(mips::A0, mips::A1, 0); in TEST_F() local
|
D | assembler_mips32r6_test.cc | 1567 __ Addiu(mips::V0, mips::A0, 0x5678, &patcher_label3); in TEST_F() local 1604 __ Addiu(mips::T0, mips::T1, 0x5678, &patcher_label1); in TEST_F() local 1615 __ Addiu(mips::T0, mips::T1, 0x5678, &patcher_label2); in TEST_F() local
|
D | assembler_mips.cc | 458 void MipsAssembler::Addiu(Register rt, Register rs, uint16_t imm16, MipsLabel* patcher_label) { in Addiu() function in art::mips::MipsAssembler 465 void MipsAssembler::Addiu(Register rt, Register rs, uint16_t imm16) { in Addiu() function in art::mips::MipsAssembler
|
/art/compiler/utils/mips64/ |
D | assembler_mips64_test.cc | 1127 TEST_F(AssemblerMIPS64Test, Addiu) { in TEST_F() argument 2589 void Addiu(mips64::GpuRegister rd, mips64::GpuRegister rs, uint16_t c) { in Addiu() function
|
D | assembler_mips64.cc | 307 void Mips64Assembler::Addiu(GpuRegister rt, GpuRegister rs, uint16_t imm16) { in Addiu() function in art::mips64::Mips64Assembler
|