| /external/llvm/lib/Target/X86/ |
| D | X86MachineFunctionInfo.cpp | 23 for (const MCPhysReg *CSR = in setRestoreBasePointer() local
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/X86/ |
| D | X86MachineFunctionInfo.cpp | 24 for (const MCPhysReg *CSR = MF->getRegInfo().getCalleeSavedRegs(); in setRestoreBasePointer() local
|
| /external/swiftshader/third_party/LLVM/lib/CodeGen/ |
| D | RegisterClassInfo.cpp | 42 const unsigned *CSR = TRI->getCalleeSavedRegs(MF); in runOnMachineFunction() local
|
| D | MachineFunction.cpp | 467 for (const unsigned *CSR = TRI->getCalleeSavedRegs(MF); CSR && *CSR; ++CSR) in getPristineRegs() local
|
| D | RegAllocGreedy.cpp | 637 if (unsigned CSR = RegClassInfo.getLastCalleeSavedAlias(PhysReg)) in tryEvict() local
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/ |
| D | RegisterClassInfo.cpp | 59 const MCPhysReg *CSR = MF->getRegInfo().getCalleeSavedRegs(); in runOnMachineFunction() local
|
| D | LiveRegUnits.cpp | 96 for (const MCPhysReg *CSR = MRI.getCalleeSavedRegs(); CSR && *CSR; ++CSR) in addCalleeSavedRegs() local
|
| D | MachineFrameInfo.cpp | 122 for (const MCPhysReg *CSR = MRI.getCalleeSavedRegs(); CSR && *CSR; in getPristineRegs() local
|
| D | LivePhysRegs.cpp | 180 for (const MCPhysReg *CSR = MRI.getCalleeSavedRegs(); CSR && *CSR; ++CSR) in addCalleeSavedRegs() local
|
| D | MachineRegisterInfo.cpp | 615 const MCPhysReg *CSR = TRI->getCalleeSavedRegs(MF); in disableCalleeSavedRegister() local
|
| D | RegAllocPBQP.cpp | 571 const MCPhysReg *CSR = MF.getRegInfo().getCalleeSavedRegs(); in isACalleeSavedRegister() local
|
| /external/llvm/lib/CodeGen/ |
| D | RegisterClassInfo.cpp | 51 const MCPhysReg *CSR = TRI->getCalleeSavedRegs(MF); in runOnMachineFunction() local
|
| D | LivePhysRegs.cpp | 154 for (const MCPhysReg *CSR = TRI.getCalleeSavedRegs(&MF); CSR && *CSR; ++CSR) in addPristines() local
|
| D | MachineFunction.cpp | 662 for (const MCPhysReg *CSR = TRI->getCalleeSavedRegs(&MF); CSR && *CSR; ++CSR) in getPristineRegs() local
|
| D | RegAllocPBQP.cpp | 554 const MCPhysReg *CSR = TRI.getCalleeSavedRegs(&MF); in isACalleeSavedRegister() local
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Hexagon/ |
| D | HexagonGenExtract.cpp | 99 ConstantInt *CSL = nullptr, *CSR = nullptr, *CM = nullptr; in INITIALIZE_PASS_DEPENDENCY() local
|
| D | HexagonVLIWPacketizer.cpp | 342 for (auto *CSR = TRI->getCalleeSavedRegs(&MF); CSR && *CSR; ++CSR) in doesModifyCalleeSavedReg() local
|
| D | HexagonFrameLowering.cpp | 283 static bool needsStackFrame(const MachineBasicBlock &MBB, const BitVector &CSR, in needsStackFrame()
436 BitVector CSR(Hexagon::NUM_TARGET_REGS); in findShrunkPrologEpilog() local
|
| /external/llvm/lib/Target/Hexagon/ |
| D | HexagonGenExtract.cpp | 87 ConstantInt *CSL = 0, *CSR = 0, *CM = 0; in INITIALIZE_PASS_DEPENDENCY() local
|
| D | HexagonVLIWPacketizer.cpp | 319 for (auto *CSR = TRI->getCalleeSavedRegs(&MF); CSR && *CSR; ++CSR) in doesModifyCalleeSavedReg() local
|
| D | HexagonFrameLowering.cpp | 241 bool needsStackFrame(const MachineBasicBlock &MBB, const BitVector &CSR, in needsStackFrame()
376 BitVector CSR(Hexagon::NUM_TARGET_REGS); in findShrunkPrologEpilog() local
|
| /external/perfetto/src/trace_processor/ |
| D | raw_table.cc | 154 using CSR = protos::pbzero::ClkSetRateFtraceEvent; in FormatSystraceArgs() typedef
|
| /external/llvm/include/llvm/ADT/ |
| D | Triple.h | 134 CSR, enumerator
|
| /external/swiftshader/third_party/llvm-subzero/include/llvm/ADT/ |
| D | Triple.h | 138 CSR, enumerator
|
| /external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/ADT/ |
| D | Triple.h | 143 CSR, enumerator
|