Home
last modified time | relevance | path

Searched defs:DestRC (Results 1 – 12 of 12) sorted by relevance

/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/NVPTX/
DNVPTXInstrInfo.cpp38 const TargetRegisterClass *DestRC = MRI.getRegClass(DestReg); in copyPhysReg() local
/external/llvm/lib/Target/NVPTX/
DNVPTXInstrInfo.cpp38 const TargetRegisterClass *DestRC = MRI.getRegClass(DestReg); in copyPhysReg() local
/external/swiftshader/third_party/LLVM/lib/CodeGen/SelectionDAG/
DScheduleDAGFast.cpp381 const TargetRegisterClass *DestRC, in InsertCopiesAndMoveSuccs()
572 const TargetRegisterClass *DestRC = TRI->getCrossCopyRegClass(RC); in ListScheduleBottomUp() local
DScheduleDAGRRList.cpp972 const TargetRegisterClass *DestRC, in InsertCopiesAndMoveSuccs()
1211 const TargetRegisterClass *DestRC = TRI->getCrossCopyRegClass(RC); in PickNodeToScheduleBottomUp() local
/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/SelectionDAG/
DScheduleDAGFast.cpp383 const TargetRegisterClass *DestRC, in InsertCopiesAndMoveSuccs()
576 const TargetRegisterClass *DestRC = TRI->getCrossCopyRegClass(RC); in ListScheduleBottomUp() local
DScheduleDAGRRList.cpp1212 const TargetRegisterClass *DestRC, in InsertCopiesAndMoveSuccs()
1542 const TargetRegisterClass *DestRC = TRI->getCrossCopyRegClass(RC); in PickNodeToScheduleBottomUp() local
/external/llvm/lib/Target/AMDGPU/
DSIFoldOperands.cpp238 const TargetRegisterClass *DestRC in foldOperand() local
DSIInstrInfo.cpp2718 const TargetRegisterClass *DestRC = MRI.getRegClass(Dest.getReg()); in splitScalar64BitUnaryOp() local
2779 const TargetRegisterClass *DestRC = MRI.getRegClass(Dest.getReg()); in splitScalar64BitBinaryOp() local
/external/llvm/lib/CodeGen/SelectionDAG/
DScheduleDAGFast.cpp388 const TargetRegisterClass *DestRC, in InsertCopiesAndMoveSuccs()
583 const TargetRegisterClass *DestRC = TRI->getCrossCopyRegClass(RC); in ListScheduleBottomUp() local
DScheduleDAGRRList.cpp1136 const TargetRegisterClass *DestRC, in InsertCopiesAndMoveSuccs()
1449 const TargetRegisterClass *DestRC = TRI->getCrossCopyRegClass(RC); in PickNodeToScheduleBottomUp() local
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AMDGPU/
DSIFoldOperands.cpp369 const TargetRegisterClass *DestRC in foldOperand() local
DSIInstrInfo.cpp4198 const TargetRegisterClass *DestRC = MRI.getRegClass(Dest.getReg()); in splitScalar64BitUnaryOp() local
4325 const TargetRegisterClass *DestRC = MRI.getRegClass(Dest.getReg()); in splitScalar64BitBinaryOp() local