| /external/llvm/lib/Target/Lanai/ |
| D | LanaiInstrInfo.cpp | 180 unsigned &SrcReg2, int &CmpMask, in analyzeCompare()
208 unsigned SrcReg2, int ImmValue, in isRedundantFlagInstr()
286 MachineInstr &CmpInstr, unsigned SrcReg, unsigned SrcReg2, int CmpMask, in optimizeCompareInstr()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Lanai/ |
| D | LanaiInstrInfo.cpp | 179 unsigned &SrcReg2, int &CmpMask, in analyzeCompare()
207 unsigned SrcReg2, int ImmValue, in isRedundantFlagInstr()
285 MachineInstr &CmpInstr, unsigned SrcReg, unsigned SrcReg2, int /*CmpMask*/, in optimizeCompareInstr()
|
| /external/llvm/lib/Target/SystemZ/ |
| D | SystemZElimCompare.cpp | 407 unsigned SrcReg2 = in fuseCompareOperations() local
|
| D | SystemZInstrInfo.cpp | 433 unsigned &SrcReg2, int &Mask, in analyzeCompare()
515 MachineInstr &Compare, unsigned SrcReg, unsigned SrcReg2, int Mask, in optimizeCompareInstr()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/ |
| D | AArch64SIMDInstrOpt.cpp | 439 unsigned SrcReg2 = MI.getOperand(3).getReg(); in optimizeVectElement() local
|
| D | AArch64InstrInfo.cpp | 1114 unsigned &SrcReg2, int &CmpMask, in analyzeCompare()
1309 MachineInstr &CmpInstr, unsigned SrcReg, unsigned SrcReg2, int CmpMask, in optimizeCompareInstr()
4050 unsigned SrcReg2; in genFusedMultiply() local
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/SystemZ/ |
| D | SystemZElimCompare.cpp | 528 unsigned SrcReg2 = in fuseCompareOperations() local
|
| D | SystemZInstrInfo.cpp | 544 unsigned &SrcReg2, int &Mask, in analyzeCompare()
626 MachineInstr &Compare, unsigned SrcReg, unsigned SrcReg2, int Mask, in optimizeCompareInstr()
|
| /external/llvm/include/llvm/Target/ |
| D | TargetInstrInfo.h | 1166 unsigned &SrcReg2, int &Mask, int &Value) const { in analyzeCompare()
1174 unsigned SrcReg2, int Mask, int Value, in optimizeCompareInstr()
|
| /external/llvm/lib/Target/PowerPC/ |
| D | PPCInstrInfo.cpp | 1500 unsigned &SrcReg2, int &Mask, in analyzeCompare()
1528 unsigned SrcReg2, int Mask, int Value, in optimizeCompareInstr()
|
| D | PPCFastISel.cpp | 876 unsigned SrcReg2 = 0; in PPCEmitCmp() local
1262 unsigned SrcReg2 = getRegForValue(I->getOperand(1)); in SelectBinaryIntOp() local
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/PowerPC/ |
| D | PPCInstrInfo.cpp | 1596 unsigned &SrcReg2, int &Mask, in analyzeCompare()
1626 unsigned SrcReg2, int Mask, int Value, in optimizeCompareInstr()
3380 unsigned SrcReg2 = MI.getOperand(2).getReg(); in isSignOrZeroExtended() local
|
| D | PPCFastISel.cpp | 925 unsigned SrcReg2 = 0; in PPCEmitCmp() local
1349 unsigned SrcReg2 = getRegForValue(I->getOperand(1)); in SelectBinaryIntOp() local
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64InstrInfo.cpp | 693 unsigned &SrcReg2, int &CmpMask, in analyzeCompare()
883 MachineInstr &CmpInstr, unsigned SrcReg, unsigned SrcReg2, int CmpMask, in optimizeCompareInstr()
3294 unsigned SrcReg2 = Root.getOperand(IdxOtherOpd).getReg(); in genFusedMultiply() local
|
| /external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/CodeGen/ |
| D | TargetInstrInfo.h | 1275 unsigned &SrcReg2, int &Mask, int &Value) const { in analyzeCompare()
1283 unsigned SrcReg2, int Mask, int Value, in optimizeCompareInstr()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/ |
| D | ARMBaseInstrInfo.cpp | 2517 unsigned &SrcReg2, int &CmpMask, in analyzeCompare()
2606 unsigned SrcReg, unsigned SrcReg2, in isRedundantFlagInstr()
2701 MachineInstr &CmpInstr, unsigned SrcReg, unsigned SrcReg2, int CmpMask, in optimizeCompareInstr()
2963 unsigned SrcReg, SrcReg2; in shouldSink() local
|
| D | ARMFastISel.cpp | 1438 unsigned SrcReg2 = 0; in ARMEmitCmp() local
1787 unsigned SrcReg2 = getRegForValue(I->getOperand(1)); in SelectBinaryIntOp() local
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/GlobalISel/ |
| D | LegalizerHelper.cpp | 571 unsigned SrcReg2 = MRI.createGenericVirtualRegister(NarrowTy); in narrowScalar() local
|
| /external/llvm/lib/Target/X86/ |
| D | X86InstrInfo.cpp | 2928 unsigned SrcReg2; in convertToThreeAddress() local
4828 unsigned &SrcReg2, int &CmpMask, in analyzeCompare()
4907 unsigned SrcReg2, int ImmValue, in isRedundantFlagInstr()
5045 unsigned SrcReg2, int CmpMask, in optimizeCompareInstr()
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMBaseInstrInfo.cpp | 2288 unsigned &SrcReg2, int &CmpMask, in analyzeCompare()
2362 unsigned SrcReg2, int ImmValue, in isRedundantFlagInstr()
2392 MachineInstr &CmpInstr, unsigned SrcReg, unsigned SrcReg2, int CmpMask, in optimizeCompareInstr()
|
| D | ARMFastISel.cpp | 1425 unsigned SrcReg2 = 0; in ARMEmitCmp() local
1763 unsigned SrcReg2 = getRegForValue(I->getOperand(1)); in SelectBinaryIntOp() local
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/X86/ |
| D | X86InstrInfo.cpp | 1078 unsigned SrcReg2; in convertToThreeAddress() local
3368 unsigned &SrcReg2, int &CmpMask, in analyzeCompare()
3455 unsigned SrcReg2, int ImmMask, in isRedundantFlagInstr()
3621 unsigned SrcReg2, int CmpMask, in optimizeCompareInstr()
|
| /external/mesa3d/src/gallium/drivers/r300/compiler/ |
| D | radeon_program_alu.c | 83 struct rc_src_register SrcReg2) in emit3()
|
| /external/llvm/lib/CodeGen/ |
| D | PeepholeOptimizer.cpp | 565 unsigned SrcReg, SrcReg2; in optimizeCmpInstr() local
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/ |
| D | PeepholeOptimizer.cpp | 610 unsigned SrcReg, SrcReg2; in optimizeCmpInstr() local
|