Home
last modified time | relevance | path

Searched defs:operand (Results 1 – 6 of 6) sorted by relevance

/art/disassembler/
Ddisassembler_arm.cc85 DisassemblerStream& operator<<(const MemOperand& operand) override { in operator <<()
99 DisassemblerStream& operator<<(const vixl::aarch32::AlignedMemOperand& operand) override { in operator <<()
/art/compiler/utils/arm/
Dassembler_arm_vixl.h125 void Add(vixl32::Register rd, vixl32::Register rn, const vixl32::Operand& operand) { in Add()
/art/compiler/utils/x86_64/
Dassembler_x86_64.cc111 uint8_t X86_64Assembler::EmitVexByte2(bool w, int l, X86_64ManagedRegister operand, int pp) { in EmitVexByte2()
3025 void X86_64Assembler::shll(CpuRegister operand, CpuRegister shifter) { in shll()
3030 void X86_64Assembler::shlq(CpuRegister operand, CpuRegister shifter) { in shlq()
3045 void X86_64Assembler::shrl(CpuRegister operand, CpuRegister shifter) { in shrl()
3050 void X86_64Assembler::shrq(CpuRegister operand, CpuRegister shifter) { in shrq()
3060 void X86_64Assembler::sarl(CpuRegister operand, CpuRegister shifter) { in sarl()
3070 void X86_64Assembler::sarq(CpuRegister operand, CpuRegister shifter) { in sarq()
3080 void X86_64Assembler::roll(CpuRegister operand, CpuRegister shifter) { in roll()
3090 void X86_64Assembler::rorl(CpuRegister operand, CpuRegister shifter) { in rorl()
3100 void X86_64Assembler::rolq(CpuRegister operand, CpuRegister shifter) { in rolq()
[all …]
/art/compiler/utils/x86/
Dassembler_x86.cc105 uint8_t X86Assembler::EmitVexByte2(bool w, int l, X86ManagedRegister operand, int pp) { in EmitVexByte2()
2533 void X86Assembler::shll(Register operand, Register shifter) { in shll()
2553 void X86Assembler::shrl(Register operand, Register shifter) { in shrl()
2573 void X86Assembler::sarl(Register operand, Register shifter) { in sarl()
2629 void X86Assembler::roll(Register operand, Register shifter) { in roll()
2639 void X86Assembler::rorl(Register operand, Register shifter) { in rorl()
2980 void X86Assembler::EmitOperand(int reg_or_opcode, const Operand& operand) { in EmitOperand()
3010 const Operand& operand, in EmitComplex()
3067 const Operand& operand, in EmitGenericShift()
3083 const Operand& operand, in EmitGenericShift()
/art/compiler/optimizing/
Dloop_optimization.cc95 /*out*/ HInstruction** operand) { in IsSignExtensionAndGet()
160 /*out*/ HInstruction** operand) { in IsZeroExtensionAndGet()
Dcode_generator_arm_vixl.cc1729 Operand operand(0); in GenerateConditionIntegralOrNonPrimitive() local