Home
last modified time | relevance | path

Searched defs:rt (Results 1 – 8 of 8) sorted by relevance

/art/compiler/utils/mips64/
Dassembler_mips64.cc99 void Mips64Assembler::EmitR(int opcode, GpuRegister rs, GpuRegister rt, GpuRegister rd, in EmitR()
126 void Mips64Assembler::EmitRtd(int opcode, GpuRegister rt, GpuRegister rd, in EmitRtd()
139 void Mips64Assembler::EmitI(int opcode, GpuRegister rs, GpuRegister rt, uint16_t imm) { in EmitI()
303 void Mips64Assembler::Addu(GpuRegister rd, GpuRegister rs, GpuRegister rt) { in Addu()
307 void Mips64Assembler::Addiu(GpuRegister rt, GpuRegister rs, uint16_t imm16) { in Addiu()
311 void Mips64Assembler::Daddu(GpuRegister rd, GpuRegister rs, GpuRegister rt) { in Daddu()
315 void Mips64Assembler::Daddiu(GpuRegister rt, GpuRegister rs, uint16_t imm16) { in Daddiu()
319 void Mips64Assembler::Subu(GpuRegister rd, GpuRegister rs, GpuRegister rt) { in Subu()
323 void Mips64Assembler::Dsubu(GpuRegister rd, GpuRegister rs, GpuRegister rt) { in Dsubu()
327 void Mips64Assembler::MulR6(GpuRegister rd, GpuRegister rs, GpuRegister rt) { in MulR6()
[all …]
/art/compiler/utils/mips/
Dassembler_mips.cc257 Register rt, in EmitR()
274 uint32_t MipsAssembler::EmitI(int opcode, Register rs, Register rt, uint16_t imm) { in EmitI()
454 void MipsAssembler::Addu(Register rd, Register rs, Register rt) { in Addu()
458 void MipsAssembler::Addiu(Register rt, Register rs, uint16_t imm16, MipsLabel* patcher_label) { in Addiu()
465 void MipsAssembler::Addiu(Register rt, Register rs, uint16_t imm16) { in Addiu()
469 void MipsAssembler::Subu(Register rd, Register rs, Register rt) { in Subu()
473 void MipsAssembler::MultR2(Register rs, Register rt) { in MultR2()
478 void MipsAssembler::MultuR2(Register rs, Register rt) { in MultuR2()
483 void MipsAssembler::DivR2(Register rs, Register rt) { in DivR2()
488 void MipsAssembler::DivuR2(Register rs, Register rt) { in DivuR2()
[all …]
/art/test/800-smali/
Djni.cc31 Runtime* rt = Runtime::Current(); in Java_Main_isAotVerified() local
/art/runtime/
Dreference_table_test.cc84 ReferenceTable rt("test", 0, 11); in TEST_F() local
280 ReferenceTable rt("test", 0, 20); in TEST_F() local
/art/runtime/interpreter/mterp/mips/
Dmain.S161 #define SEB(rd, rt) \ argument
163 #define SEH(rd, rt) \ argument
168 #define SEB(rd, rt) \ argument
171 #define SEH(rd, rt) \ argument
189 #define JR(rt) \ argument
191 #define LSA(rd, rs, rt, sa) \ argument
198 #define JR(rt) \ argument
200 #define LSA(rd, rs, rt, sa) \ argument
/art/disassembler/
Ddisassembler_mips.cc523 uint32_t rt = (instruction >> 16) & 0x1f; // I-type, R-type. in Dump() local
/art/compiler/optimizing/
Dloop_optimization.cc1129 HInstruction* rt = Insert( in Vectorize() local
Dcode_generator_arm_vixl.cc106 static inline bool CanEmitNarrowLdr(vixl32::Register rt, vixl32::Register rn, uint32_t offset) { in CanEmitNarrowLdr()