Home
last modified time | relevance | path

Searched refs:MemLimit (Results 1 – 7 of 7) sorted by relevance

/device/linaro/bootloader/edk2/DuetPkg/PciRootBridgeNoEnumerationDxe/
DPcatPciRootBridge.c276 if (PrivateData->MemLimit < Limit) { in InitializePcatPciRootBridge()
277 PrivateData->MemLimit = Limit; in InitializePcatPciRootBridge()
301 if (PrivateData->MemLimit < Limit) { in InitializePcatPciRootBridge()
302 PrivateData->MemLimit = Limit; in InitializePcatPciRootBridge()
401 if (PrivateData->MemLimit < 0xbffff) { in InitializePcatPciRootBridge()
402 PrivateData->MemLimit = 0xbffff; in InitializePcatPciRootBridge()
447 if (PrivateData->MemLimit < 0xbffff) { in InitializePcatPciRootBridge()
448 PrivateData->MemLimit = 0xbffff; in InitializePcatPciRootBridge()
907 if (PrivateData->MemLimit < Limit) { in PcatPciRootBridgeParseBars()
908 PrivateData->MemLimit = Limit; in PcatPciRootBridgeParseBars()
DPcatPciRootBridge.h64 UINT64 MemLimit; // Max allowable memory access member
DPcatPciRootBridgeIo.c374 if ((Address >= PrivateData->MemBase) && (Address < PrivateData->MemLimit)) { in PcatRootBridgeMemAddressValid()
/device/linaro/bootloader/OpenPlatformPkg/Chips/Hisilicon/Drivers/PciHostBridgeDxe/
DPciRootBridgeIo.c641 UINT64 MemLimit = GetPcieCfgAddress (Private->Ecam, Private->BusBase + 1, 1, 0, 0) - 1; in SetAtuConfig0RW() local
647 MmioWrite32 (RbPciBase + IATU_OFFSET + IATU_REGION_BASE_LIMIT, (UINT32) MemLimit); in SetAtuConfig0RW()
667 UINT64 MemLimit = GetPcieCfgAddress (Private->Ecam, Private->BusLimit + 1, 0, 0, 0) - 1; in SetAtuConfig1RW() local
674 MmioWrite32 (RbPciBase + IATU_OFFSET + IATU_REGION_BASE_LIMIT, (UINT32) MemLimit); in SetAtuConfig1RW()
798 PrivateData->MemLimit = ResAppeture->MemLimit; in RootBridgeConstructor()
975 Limit = PrivateData->MemLimit; in RootBridgeIoCheckParameter()
DPciHostBridge.h470 UINT64 MemLimit; member
DPciHostBridge.c571 mResAppeture[Loop1][Loop2] .MemLimit -mResAppeture[Loop1][Loop2] .MemBase + 1, in InitializePciHostBridge()
605 if ((BaseAddress + AddrLen - 1) > RootBridgeInstance->MemLimit) { in NotifyAllocateMemResources()
/device/linaro/bootloader/OpenPlatformPkg/Chips/Hisilicon/Include/Library/
DPlatformPciLib.h197 UINT64 MemLimit; member