Home
last modified time | relevance | path

Searched refs:pin (Results 1 – 25 of 35) sorted by relevance

12

/device/google/contexthub/firmware/os/drivers/hall/
Dhall.c52 struct Gpio *pin; member
68 bool pinState = gpioGet(mTask.pin); in debounceTimerCallback()
86 bool pinState = gpioGet(data->pin); in hallIsr()
88 if (!extiIsPendingGpio(data->pin)) { in hallIsr()
100 extiClearPendingGpio(data->pin); in hallIsr()
104 static bool enableInterrupt(struct Gpio *pin, struct ChainedIsr *isr) in enableInterrupt() argument
106 gpioConfigInput(pin, GPIO_SPEED_LOW, GPIO_PULL_NONE); in enableInterrupt()
107 syscfgSetExtiPort(pin); in enableInterrupt()
108 extiEnableIntGpio(pin, EXTI_TRIGGER_BOTH); in enableInterrupt()
113 static bool disableInterrupt(struct Gpio *pin, struct ChainedIsr *isr) in disableInterrupt() argument
[all …]
/device/google/contexthub/firmware/os/drivers/vsync/
Dvsync.c72 struct Gpio *pin; member
113 if (!extiIsPendingGpio(data->pin)) { in vsyncIsr()
125 extiClearPendingGpio(data->pin); in vsyncIsr()
129 static bool enableInterrupt(struct Gpio *pin, struct ChainedIsr *isr) in enableInterrupt() argument
131 gpioConfigInput(pin, GPIO_SPEED_LOW, GPIO_PULL_NONE); in enableInterrupt()
132 syscfgSetExtiPort(pin); in enableInterrupt()
133 extiEnableIntGpio(pin, EXTI_TRIGGER_FALLING); in enableInterrupt()
138 static bool disableInterrupt(struct Gpio *pin, struct ChainedIsr *isr) in disableInterrupt() argument
141 extiDisableIntGpio(pin); in disableInterrupt()
159 extiClearPendingGpio(mTask.pin); in vsyncPower()
[all …]
/device/linaro/bootloader/OpenPlatformPkg/Platforms/Hisilicon/DeviceTree/
Dhi3660-hikey960.dts203 * NC = not connected (pin out but not routed from the chip to
205 * "[PER]" = pin is muxed for [peripheral] (not GPIO)
207 * unrouted (not connected to any external pin)
212 * from Huawei. The 40 pin low speed expansion connector is named
256 "GPIO-J", /* LSEC pin 32: GPIO_019 */
258 "GPIO-L", /* LSEC pin 34: GPIO_021 */
260 "GPIO-G"; /* LSEC pin 29: LCD_TE0 */
265 /* The rail from pin BK36 is named LCD_TE0, we assume to be muxed as GPIO for GPIO-G */
267 "[CSI0_MCLK]", /* HSEC pin 15: ISP_CCLK0_MCAM */
268 "[CSI1_MCLK]", /* HSEC pin 17: ISP_CCLK1_SCAM */
[all …]
Dhikey960-pinctrl.dtsi23 /* pin base, nr pins & gpio function */
180 /* pin base, nr pins & gpio function */
203 /* pin base, nr pins & gpio function */
231 /* pin base, nr pins & gpio function */
254 /* pin base in node, nr pins & gpio function */
Dhi6220-hikey.dts161 * "[PER]" = pin is muxed for peripheral (not GPIO)
163 * unrouted (not connected to any external pin)
/device/linaro/bootloader/edk2/QuarkPlatformPkg/Acpi/AcpiTables/Dsdt/
DQuarkSouthCluster.asi23 Name(_PRW,Package(){0x0F,0x03}) // GPE pin 0x0F, Wake from S3 -- PCI PME#
30 Name(_PRW,Package(){0x0F,0x03}) // GPE pin 0x0F, Wake from S3 -- PCI PME#
37 Name(_PRW,Package(){0x0F,0x03}) // GPE pin 0x0F, Wake from S3 -- PCI PME#
44 Name(_PRW,Package(){0x0F,0x03}) // GPE pin 0x0F, Wake from S3 -- PCI PME#
51 Name(_PRW,Package(){0x0F,0x03}) // GPE pin 0x0F, Wake from S3 -- PCI PME#
58 Name(_PRW,Package(){0x0F,0x03}) // GPE pin 0x0F, Wake from S3 -- PCI PME#
65 Name(_PRW,Package(){0x0F,0x03}) // GPE pin 0x0F, Wake from S3 -- PCI PME#
72 Name(_PRW,Package(){0x0F,0x03}) // GPE pin 0x0F, Wake from S3 -- PCI PME#
79 Name(_PRW,Package(){0x0F,0x03}) // GPE pin 0x0F, Wake from S3 -- PCI PME#
86 Name(_PRW,Package(){0x0F,0x03}) // GPE pin 0x0F, Wake from S3 -- PCI PME#
[all …]
DPcieExpansionPrt.asi22 Name(_PRW,Package(){0x11,0x03}) // GPE pin 0x11, Wake from S3 -- PCI PME#
80 Name(_PRW,Package(){0x11,0x03}) // GPE pin 0x11, Wake from S3 -- PCI PME#
/device/google/contexthub/firmware/os/drivers/ams_tmd4903/
Dams_tmd4903.c226 struct Gpio *pin; member
324 if (!extiIsPendingGpio(data->pin)) { in proxIsr()
328 pinState = gpioGet(data->pin); in proxIsr()
351 extiClearPendingGpio(data->pin); in proxIsr()
355 static bool enableInterrupt(struct Gpio *pin, struct ChainedIsr *isr, enum ExtiTrigger trigger) in enableInterrupt() argument
357 extiEnableIntGpio(pin, trigger); in enableInterrupt()
362 static bool disableInterrupt(struct Gpio *pin, struct ChainedIsr *isr) in disableInterrupt() argument
365 extiDisableIntGpio(pin); in disableInterrupt()
537 extiClearPendingGpio(mTask.pin); in sensorCalibrateAls()
538 enableInterrupt(mTask.pin, &mTask.isr, EXTI_TRIGGER_FALLING); in sensorCalibrateAls()
[all …]
/device/google/contexthub/firmware/os/drivers/rohm_rpr0521/
Drohm_rpr0521.c225 struct Gpio *pin; member
264 if (!extiIsPendingGpio(data->pin)) { in proxIsr()
269 pinState = gpioGet(data->pin); in proxIsr()
281 extiClearPendingGpio(data->pin); in proxIsr()
285 static bool enableInterrupt(struct Gpio *pin, struct ChainedIsr *isr) in enableInterrupt() argument
287 extiEnableIntGpio(pin, EXTI_TRIGGER_BOTH); in enableInterrupt()
292 static bool disableInterrupt(struct Gpio *pin, struct ChainedIsr *isr) in disableInterrupt() argument
295 extiDisableIntGpio(pin); in disableInterrupt()
448 extiClearPendingGpio(mTask.pin); in sensorPowerProx()
449 enableInterrupt(mTask.pin, &mTask.isr); in sensorPowerProx()
[all …]
/device/google/contexthub/firmware/os/drivers/synaptics_s3708/
Dsynaptics_s3708.c145 struct Gpio *pin; member
163 extiEnableIntGpio(mTask.pin, EXTI_TRIGGER_FALLING); in enableInterrupt()
167 extiDisableIntGpio(mTask.pin); in enableInterrupt()
176 if (!extiIsPendingGpio(data->pin)) { in touchIsr()
182 extiClearPendingGpio(data->pin); in touchIsr()
458 if (!gpioGet(mTask.pin)) { in processI2cResponse()
576 mTask.pin = gpioRequest(TOUCH_PIN); in startTask()
577 gpioConfigInput(mTask.pin, GPIO_SPEED_LOW, GPIO_PULL_NONE); in startTask()
578 syscfgSetExtiPort(mTask.pin); in startTask()
592 extiClearPendingGpio(mTask.pin); in endTask()
[all …]
/device/google/contexthub/firmware/os/drivers/hall_twopole/
Dhall_twopole.c121 static bool enableInterrupt(struct Gpio *pin, struct ChainedIsr *isr, IRQn_Type irqn) in enableInterrupt() argument
123 gpioConfigInput(pin, GPIO_SPEED_LOW, GPIO_PULL_NONE); in enableInterrupt()
124 syscfgSetExtiPort(pin); in enableInterrupt()
125 extiEnableIntGpio(pin, EXTI_TRIGGER_BOTH); in enableInterrupt()
130 static bool disableInterrupt(struct Gpio *pin, struct ChainedIsr *isr, IRQn_Type irqn) in disableInterrupt() argument
133 extiDisableIntGpio(pin); in disableInterrupt()
/device/linaro/bootloader/arm-trusted-firmware/plat/rockchip/rk3399/drivers/gpio/
Drk3399_gpio.c58 #define GET_GPIO_PORT(pin) (pin / 32) argument
59 #define GET_GPIO_NUM(pin) (pin % 32) argument
60 #define GET_GPIO_BANK(pin) ((pin % 32) / 8) argument
61 #define GET_GPIO_ID(pin) ((pin % 32) % 8) argument
/device/linaro/bootloader/edk2/AppPkg/Applications/Python/Python-2.7.10/Modules/
Dbinascii.c734 Py_buffer pin; in binascii_rledecode_hqx() local
740 if ( !PyArg_ParseTuple(args, "s*:rledecode_hqx", &pin) ) in binascii_rledecode_hqx()
742 in_data = pin.buf; in binascii_rledecode_hqx()
743 in_len = pin.len; in binascii_rledecode_hqx()
749 PyBuffer_Release(&pin); in binascii_rledecode_hqx()
753 PyBuffer_Release(&pin); in binascii_rledecode_hqx()
760 PyBuffer_Release(&pin); in binascii_rledecode_hqx()
775 PyBuffer_Release(&pin); \ in binascii_rledecode_hqx()
786 { PyBuffer_Release(&pin); return NULL; } \ in binascii_rledecode_hqx()
808 PyBuffer_Release(&pin); in binascii_rledecode_hqx()
[all …]
/device/linaro/bootloader/edk2/AppPkg/Applications/Python/Python-2.7.2/Modules/
Dbinascii.c747 Py_buffer pin; in binascii_rledecode_hqx() local
753 if ( !PyArg_ParseTuple(args, "s*:rledecode_hqx", &pin) ) in binascii_rledecode_hqx()
755 in_data = pin.buf; in binascii_rledecode_hqx()
756 in_len = pin.len; in binascii_rledecode_hqx()
762 PyBuffer_Release(&pin); in binascii_rledecode_hqx()
766 PyBuffer_Release(&pin); in binascii_rledecode_hqx()
773 PyBuffer_Release(&pin); in binascii_rledecode_hqx()
788 PyBuffer_Release(&pin); \ in binascii_rledecode_hqx()
799 { Py_DECREF(rv); PyBuffer_Release(&pin); return NULL; } \ in binascii_rledecode_hqx()
821 PyBuffer_Release(&pin); in binascii_rledecode_hqx()
[all …]
/device/linaro/bootloader/OpenPlatformPkg/Documentation/Marvell/PortingGuide/
DMpp.txt4 In order to set desired pin multiplexing, .dsc file needs to be modified.
47 Set pin 6 and 7 to 0xa function:
/device/google/contexthub/firmware/os/drivers/st_acc44/
Dst_acc44.c464 static void inline enableInterrupt(struct Gpio *pin, struct ChainedIsr *isr) in enableInterrupt() argument
466 gpioConfigInput(pin, GPIO_SPEED_LOW, GPIO_PULL_NONE); in enableInterrupt()
467 syscfgSetExtiPort(pin); in enableInterrupt()
468 extiEnableIntGpio(pin, EXTI_TRIGGER_RISING); in enableInterrupt()
472 static void inline disableInterrupt(struct Gpio *pin, struct ChainedIsr *isr) in disableInterrupt() argument
475 extiDisableIntGpio(pin); in disableInterrupt()
/device/linaro/bootloader/OpenPlatformPkg/Platforms/Marvell/Library/MppLib/
DMppLib.c42 #define MPP_PIN_VAL(pin,func) (((func) & 0xf) << ((pin) * 4)) argument
/device/google/bonito-sepolicy/vendor/qcom/common/
Dramdump.te9 # f2fs set pin file requires sys_admin
/device/google/crosshatch-sepolicy/vendor/qcom/common/
Dramdump.te9 # f2fs set pin file requires sys_admin
/device/google/contexthub/firmware/os/drivers/st_mag40/
Dst_mag40.c680 static void enableInterrupt(struct Gpio *pin, struct ChainedIsr *isr) in enableInterrupt() argument
682 gpioConfigInput(pin, GPIO_SPEED_LOW, GPIO_PULL_NONE); in enableInterrupt()
683 syscfgSetExtiPort(pin); in enableInterrupt()
684 extiEnableIntGpio(pin, EXTI_TRIGGER_RISING); in enableInterrupt()
688 static void disableInterrupt(struct Gpio *pin, struct ChainedIsr *isr) in disableInterrupt() argument
691 extiDisableIntGpio(pin); in disableInterrupt()
/device/linaro/bootloader/edk2/AppPkg/Applications/Python/Python-2.7.2/Objects/
Dlongobject.c1296 inplace_divrem1(digit *pout, digit *pin, Py_ssize_t size, digit n) in inplace_divrem1() argument
1301 pin += size; in inplace_divrem1()
1305 rem = (rem << PyLong_SHIFT) | *--pin; in inplace_divrem1()
1340 digit *pout, *pin, rem, tenpow; in long_to_decimal_string() local
1375 pin = a->ob_digit; in long_to_decimal_string()
1379 digit hi = pin[i]; in long_to_decimal_string()
1530 digit *pin = a->ob_digit; in _PyLong_Format() local
1555 pin, size, powbase); in _PyLong_Format()
1556 pin = scratch->ob_digit; /* no need to use a again */ in _PyLong_Format()
1557 if (pin[size - 1] == 0) in _PyLong_Format()
/device/linaro/bootloader/edk2/AppPkg/Applications/Python/PyMod-2.7.2/Objects/
Dlongobject.c1296 inplace_divrem1(digit *pout, digit *pin, Py_ssize_t size, digit n) in inplace_divrem1() argument
1301 pin += size; in inplace_divrem1()
1305 rem = (rem << PyLong_SHIFT) | *--pin; in inplace_divrem1()
1340 digit *pout, *pin, rem, tenpow; in long_to_decimal_string() local
1375 pin = a->ob_digit; in long_to_decimal_string()
1379 digit hi = pin[i]; in long_to_decimal_string()
1530 digit *pin = a->ob_digit; in _PyLong_Format() local
1555 pin, size, powbase); in _PyLong_Format()
1556 pin = scratch->ob_digit; /* no need to use a again */ in _PyLong_Format()
1557 if (pin[size - 1] == 0) in _PyLong_Format()
/device/google/contexthub/firmware/os/drivers/st_lsm6dsm/
DREADME36 #define LSM6DSM_SPI_SLAVE_CS_GPIO GPIO_PB(12) /* SPI NSS pin, on …
/device/linaro/bootloader/edk2/AppPkg/Applications/Python/Python-2.7.10/PyMod-2.7.10/Objects/
Dlongobject.c1310 inplace_divrem1(digit *pout, digit *pin, Py_ssize_t size, digit n) in inplace_divrem1() argument
1315 pin += size; in inplace_divrem1()
1319 rem = (rem << PyLong_SHIFT) | *--pin; in inplace_divrem1()
1354 digit *pout, *pin, rem, tenpow; in long_to_decimal_string() local
1389 pin = a->ob_digit; in long_to_decimal_string()
1393 digit hi = pin[i]; in long_to_decimal_string()
1544 digit *pin = a->ob_digit; in _PyLong_Format() local
1569 pin, size, powbase); in _PyLong_Format()
1570 pin = scratch->ob_digit; /* no need to use a again */ in _PyLong_Format()
1571 if (pin[size - 1] == 0) in _PyLong_Format()
/device/linaro/bootloader/OpenPlatformPkg/Platforms/ARM/Juno/AcpiTables/
DAcpiSsdtRootPci.asl52 Pin, /* The PCI pin number of the device (0-INTA, 1-INTB, 2-INTC, 3-INTD). */ \

12