| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARC/ |
| D | ARCRegisterInfo.cpp | 47 unsigned BaseReg = FrameReg; in ReplaceFrameIndex() local
52 .addReg(BaseReg) in ReplaceFrameIndex()
61 BaseReg = RS->FindUnusedReg(&ARC::GPR32RegClass); in ReplaceFrameIndex()
62 if (!BaseReg) { in ReplaceFrameIndex()
67 BaseReg = RS->scavengeRegister(&ARC::GPR32RegClass, II, SPAdj); in ReplaceFrameIndex()
68 assert(BaseReg && "Register scavenging failed."); in ReplaceFrameIndex()
69 LLVM_DEBUG(dbgs() << "Scavenged register " << printReg(BaseReg, TRI) in ReplaceFrameIndex()
73 RS->setRegUsed(BaseReg); in ReplaceFrameIndex()
77 .addReg(BaseReg, RegState::Define) in ReplaceFrameIndex()
93 .addReg(BaseReg, KillState) in ReplaceFrameIndex()
[all …]
|
| /external/swiftshader/third_party/LLVM/lib/Target/ARM/ |
| D | Thumb1RegisterInfo.cpp | 92 unsigned DestReg, unsigned BaseReg, in emitThumbRegPlusImmInReg() argument
99 (BaseReg != 0 && !isARMLowRegister(BaseReg)); in emitThumbRegPlusImmInReg()
111 assert(BaseReg == ARM::SP && "Unexpected!"); in emitThumbRegPlusImmInReg()
134 MIB.addReg(BaseReg).addReg(LdReg, RegState::Kill); in emitThumbRegPlusImmInReg()
136 MIB.addReg(LdReg).addReg(BaseReg, RegState::Kill); in emitThumbRegPlusImmInReg()
169 unsigned DestReg, unsigned BaseReg, in emitThumbRegPlusImmediate() argument
185 if (DestReg == BaseReg && BaseReg == ARM::SP) { in emitThumbRegPlusImmediate()
191 } else if (!isSub && BaseReg == ARM::SP) { in emitThumbRegPlusImmediate()
207 if (DestReg != BaseReg) in emitThumbRegPlusImmediate()
229 DestReg, BaseReg, NumBytes, true, in emitThumbRegPlusImmediate()
[all …]
|
| D | Thumb2InstrInfo.cpp | 176 unsigned DestReg, unsigned BaseReg, int NumBytes, in emitT2RegPlusImmediate() argument
184 if (DestReg != ARM::SP && DestReg != BaseReg && in emitT2RegPlusImmediate()
206 .addReg(BaseReg, RegState::Kill) in emitT2RegPlusImmediate()
213 .addReg(BaseReg, RegState::Kill) in emitT2RegPlusImmediate()
224 if (DestReg == ARM::SP && BaseReg != ARM::SP) { in emitT2RegPlusImmediate()
227 .addReg(BaseReg).setMIFlags(MIFlags)); in emitT2RegPlusImmediate()
228 BaseReg = ARM::SP; in emitT2RegPlusImmediate()
233 if (BaseReg == ARM::SP) { in emitT2RegPlusImmediate()
239 .addReg(BaseReg).addImm(ThisVal/4).setMIFlags(MIFlags)); in emitT2RegPlusImmediate()
257 assert(DestReg != ARM::SP && BaseReg != ARM::SP); in emitT2RegPlusImmediate()
[all …]
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/ |
| D | ThumbRegisterInfo.cpp | 126 const DebugLoc &dl, unsigned DestReg, unsigned BaseReg, int NumBytes, in emitThumbRegPlusImmInReg() argument
132 (BaseReg != 0 && !isARMLowRegister(BaseReg)); in emitThumbRegPlusImmInReg()
144 assert(BaseReg == ARM::SP && "Unexpected!"); in emitThumbRegPlusImmInReg()
176 MIB.addReg(BaseReg).addReg(LdReg, RegState::Kill); in emitThumbRegPlusImmInReg()
178 MIB.addReg(LdReg).addReg(BaseReg, RegState::Kill); in emitThumbRegPlusImmInReg()
189 unsigned BaseReg, int NumBytes, in emitThumbRegPlusImmediate() argument
220 if (BaseReg == ARM::SP) { in emitThumbRegPlusImmediate()
232 if (BaseReg == ARM::SP) { in emitThumbRegPlusImmediate()
238 } else if (DestReg == BaseReg) { in emitThumbRegPlusImmediate()
241 } else if (isARMLowRegister(BaseReg)) { in emitThumbRegPlusImmediate()
[all …]
|
| D | Thumb2InstrInfo.cpp | 239 unsigned BaseReg, int NumBytes, in emitT2RegPlusImmediate() argument
243 if (NumBytes == 0 && DestReg != BaseReg) { in emitT2RegPlusImmediate()
245 .addReg(BaseReg, RegState::Kill) in emitT2RegPlusImmediate()
255 if (DestReg != ARM::SP && DestReg != BaseReg && in emitT2RegPlusImmediate()
277 .addReg(BaseReg) in emitT2RegPlusImmediate()
289 .addReg(BaseReg) in emitT2RegPlusImmediate()
302 if (DestReg == ARM::SP && BaseReg != ARM::SP) { in emitT2RegPlusImmediate()
305 .addReg(BaseReg) in emitT2RegPlusImmediate()
308 BaseReg = ARM::SP; in emitT2RegPlusImmediate()
313 if (BaseReg == ARM::SP) { in emitT2RegPlusImmediate()
[all …]
|
| /external/llvm/lib/Target/ARM/ |
| D | ThumbRegisterInfo.cpp | 125 const DebugLoc &dl, unsigned DestReg, unsigned BaseReg, int NumBytes, in emitThumbRegPlusImmInReg() argument
130 (BaseReg != 0 && !isARMLowRegister(BaseReg)); in emitThumbRegPlusImmInReg()
142 assert(BaseReg == ARM::SP && "Unexpected!"); in emitThumbRegPlusImmInReg()
168 MIB.addReg(BaseReg).addReg(LdReg, RegState::Kill); in emitThumbRegPlusImmInReg()
170 MIB.addReg(LdReg).addReg(BaseReg, RegState::Kill); in emitThumbRegPlusImmInReg()
181 unsigned BaseReg, int NumBytes, in emitThumbRegPlusImmediate() argument
212 if (BaseReg == ARM::SP) { in emitThumbRegPlusImmediate()
224 if (BaseReg == ARM::SP) { in emitThumbRegPlusImmediate()
230 } else if (DestReg == BaseReg) { in emitThumbRegPlusImmediate()
233 } else if (isARMLowRegister(BaseReg)) { in emitThumbRegPlusImmediate()
[all …]
|
| D | Thumb2InstrInfo.cpp | 224 unsigned BaseReg, int NumBytes, in emitT2RegPlusImmediate() argument
228 if (NumBytes == 0 && DestReg != BaseReg) { in emitT2RegPlusImmediate()
230 .addReg(BaseReg, RegState::Kill) in emitT2RegPlusImmediate()
240 if (DestReg != ARM::SP && DestReg != BaseReg && in emitT2RegPlusImmediate()
262 .addReg(BaseReg) in emitT2RegPlusImmediate()
273 .addReg(BaseReg) in emitT2RegPlusImmediate()
285 if (DestReg == ARM::SP && BaseReg != ARM::SP) { in emitT2RegPlusImmediate()
288 .addReg(BaseReg).setMIFlags(MIFlags)); in emitT2RegPlusImmediate()
289 BaseReg = ARM::SP; in emitT2RegPlusImmediate()
294 if (BaseReg == ARM::SP) { in emitT2RegPlusImmediate()
[all …]
|
| /external/swiftshader/third_party/LLVM/lib/Transforms/Utils/ |
| D | AddrModeMatcher.cpp | 42 if (BaseReg) { in print()
45 WriteAsOperand(OS, BaseReg, /*PrintType=*/false); in print()
275 AddrMode.BaseReg = AddrInst->getOperand(0); in MatchOperationAddr()
288 AddrMode.BaseReg = AddrInst->getOperand(0); in MatchOperationAddr()
356 AddrMode.BaseReg = Addr; in MatchAddr()
361 AddrMode.BaseReg = 0; in MatchAddr()
523 Value *BaseReg = AMAfter.BaseReg, *ScaledReg = AMAfter.ScaledReg; in IsProfitableToFoldIntoAddressingMode() local
527 if (ValueAlreadyLiveAtInst(BaseReg, AMBefore.BaseReg, AMBefore.ScaledReg)) in IsProfitableToFoldIntoAddressingMode()
528 BaseReg = 0; in IsProfitableToFoldIntoAddressingMode()
529 if (ValueAlreadyLiveAtInst(ScaledReg, AMBefore.BaseReg, AMBefore.ScaledReg)) in IsProfitableToFoldIntoAddressingMode()
[all …]
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/ |
| D | LocalStackSlotAllocation.cpp | 261 lookupCandidateBaseReg(unsigned BaseReg, in lookupCandidateBaseReg() argument
270 return TRI->isFrameOffsetLegal(&MI, BaseReg, Offset); in lookupCandidateBaseReg()
335 unsigned BaseReg = 0; in insertFrameReferenceRegisters() local
371 lookupCandidateBaseReg(BaseReg, BaseOffset, FrameSizeAdjust, in insertFrameReferenceRegisters()
373 LLVM_DEBUG(dbgs() << " Reusing base register " << BaseReg << "\n"); in insertFrameReferenceRegisters()
390 BaseReg, BaseOffset, FrameSizeAdjust, in insertFrameReferenceRegisters()
399 BaseReg = Fn.getRegInfo().createVirtualRegister(RC); in insertFrameReferenceRegisters()
401 LLVM_DEBUG(dbgs() << " Materializing base register " << BaseReg in insertFrameReferenceRegisters()
408 TRI->materializeFrameBaseRegister(Entry, BaseReg, FrameIdx, in insertFrameReferenceRegisters()
419 assert(BaseReg != 0 && "Unable to allocate virtual base register!"); in insertFrameReferenceRegisters()
[all …]
|
| /external/llvm/lib/CodeGen/ |
| D | LocalStackSlotAllocation.cpp | 255 lookupCandidateBaseReg(unsigned BaseReg, in lookupCandidateBaseReg() argument
264 return TRI->isFrameOffsetLegal(&MI, BaseReg, Offset); in lookupCandidateBaseReg()
326 unsigned BaseReg = 0; in insertFrameReferenceRegisters() local
362 lookupCandidateBaseReg(BaseReg, BaseOffset, FrameSizeAdjust, in insertFrameReferenceRegisters()
364 DEBUG(dbgs() << " Reusing base register " << BaseReg << "\n"); in insertFrameReferenceRegisters()
381 BaseReg, BaseOffset, FrameSizeAdjust, in insertFrameReferenceRegisters()
390 BaseReg = Fn.getRegInfo().createVirtualRegister(RC); in insertFrameReferenceRegisters()
392 DEBUG(dbgs() << " Materializing base register " << BaseReg << in insertFrameReferenceRegisters()
398 TRI->materializeFrameBaseRegister(Entry, BaseReg, FrameIdx, in insertFrameReferenceRegisters()
409 assert(BaseReg != 0 && "Unable to allocate virtual base register!"); in insertFrameReferenceRegisters()
[all …]
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/X86/AsmParser/ |
| D | X86AsmParser.cpp | 337 unsigned BaseReg, IndexReg, TmpReg, Scale; member in __anon3ca5b30f0111::X86AsmParser::IntelExprStateMachine
348 : State(IES_INIT), PrevState(IES_ERROR), BaseReg(0), IndexReg(0), in IntelExprStateMachine()
355 unsigned getBaseReg() { return BaseReg; } in getBaseReg()
456 if (!BaseReg) { in onPlus()
457 BaseReg = TmpReg; in onPlus()
509 if (!BaseReg) { in onMinus()
510 BaseReg = TmpReg; in onMinus()
741 if (!BaseReg) { in onRBrac()
742 BaseReg = TmpReg; in onRBrac()
842 CreateMemForInlineAsm(unsigned SegReg, const MCExpr *Disp, unsigned BaseReg,
[all …]
|
| D | X86Operand.h | 61 unsigned BaseReg; member
134 if (Mem.BaseReg) in print()
135 OS << ",BaseReg=" << X86IntelInstPrinter::getRegisterName(Mem.BaseReg); in print()
184 return Mem.BaseReg; in getMemBaseReg()
573 Res->Mem.BaseReg = 0;
588 unsigned BaseReg, unsigned IndexReg, unsigned Scale, SMLoc StartLoc,
593 assert((SegReg || BaseReg || IndexReg) && "Invalid memory operand!");
601 Res->Mem.BaseReg = BaseReg;
|
| /external/swiftshader/third_party/LLVM/lib/CodeGen/ |
| D | LocalStackSlotAllocation.cpp | 294 unsigned BaseReg = 0; in insertFrameReferenceRegisters() local
314 BaseReg = RegOffset.first; in insertFrameReferenceRegisters()
322 BaseReg = Fn.getRegInfo().createVirtualRegister(RC); in insertFrameReferenceRegisters()
324 DEBUG(dbgs() << " Materializing base register " << BaseReg << in insertFrameReferenceRegisters()
331 TRI->materializeFrameBaseRegister(Entry, BaseReg, FrameIdx, in insertFrameReferenceRegisters()
342 std::pair<unsigned, int64_t>(BaseReg, BaseOffset)); in insertFrameReferenceRegisters()
346 assert(BaseReg != 0 && "Unable to allocate virtual base register!"); in insertFrameReferenceRegisters()
350 TRI->resolveFrameIndex(I, BaseReg, Offset); in insertFrameReferenceRegisters()
|
| /external/llvm/lib/Target/X86/AsmParser/ |
| D | X86AsmParser.cpp | 264 unsigned BaseReg, IndexReg, TmpReg, Scale; member in __anonf33d2cb70111::X86AsmParser::IntelExprStateMachine
274 State(IES_PLUS), PrevState(IES_ERROR), BaseReg(0), IndexReg(0), TmpReg(0), in IntelExprStateMachine()
278 unsigned getBaseReg() { return BaseReg; } in getBaseReg()
384 if (!BaseReg) { in onPlus()
385 BaseReg = TmpReg; in onPlus()
421 if (!BaseReg) { in onMinus()
422 BaseReg = TmpReg; in onMinus()
600 if (!BaseReg) { in onRBrac()
601 BaseReg = TmpReg; in onRBrac()
716 CreateMemForInlineAsm(unsigned SegReg, const MCExpr *Disp, unsigned BaseReg,
[all …]
|
| /external/swiftshader/third_party/LLVM/include/llvm/Transforms/Utils/ |
| D | AddrModeMatcher.h | 37 Value *BaseReg; member
39 ExtAddrMode() : BaseReg(0), ScaledReg(0) {} in ExtAddrMode()
44 return (BaseReg == O.BaseReg) && (ScaledReg == O.ScaledReg) &&
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64StorePairSuppress.cpp | 146 unsigned BaseReg; in runOnMachineFunction() local
148 if (TII->getMemOpBaseRegImmOfs(MI, BaseReg, Offset, TRI)) { in runOnMachineFunction()
149 if (PrevBaseReg == BaseReg) { in runOnMachineFunction()
158 PrevBaseReg = BaseReg; in runOnMachineFunction()
|
| D | AArch64RegisterInfo.h | 77 bool isFrameOffsetLegal(const MachineInstr *MI, unsigned BaseReg,
79 void materializeFrameBaseRegister(MachineBasicBlock *MBB, unsigned BaseReg,
82 void resolveFrameIndex(MachineInstr &MI, unsigned BaseReg,
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/ |
| D | AArch64StorePairSuppress.cpp | 151 unsigned BaseReg; in runOnMachineFunction() local
153 if (TII->getMemOpBaseRegImmOfs(MI, BaseReg, Offset, TRI)) { in runOnMachineFunction()
154 if (PrevBaseReg == BaseReg) { in runOnMachineFunction()
163 PrevBaseReg = BaseReg; in runOnMachineFunction()
|
| D | AArch64LoadStoreOptimizer.cpp | 155 unsigned BaseReg, int Offset);
1048 unsigned BaseReg = getLdStBaseOp(LoadMI).getReg(); in findMatchingStore() local
1075 BaseReg == getLdStBaseOp(MI).getReg() && in findMatchingStore()
1090 if (!ModifiedRegUnits.available(BaseReg)) in findMatchingStore()
1163 unsigned BaseReg = getLdStBaseOp(FirstMI).getReg(); in findMatchingInsn() local
1217 if (BaseReg == MIBaseReg && ((Offset == MIOffset + OffsetStride) || in findMatchingInsn()
1301 if (!ModifiedRegUnits.available(BaseReg)) in findMatchingInsn()
1381 unsigned BaseReg, int Offset) { in isMatchingUpdateInsn() argument
1397 if (MI.getOperand(0).getReg() != BaseReg || in isMatchingUpdateInsn()
1398 MI.getOperand(1).getReg() != BaseReg) in isMatchingUpdateInsn()
[all …]
|
| D | AArch64RegisterInfo.h | 86 bool isFrameOffsetLegal(const MachineInstr *MI, unsigned BaseReg,
88 void materializeFrameBaseRegister(MachineBasicBlock *MBB, unsigned BaseReg,
91 void resolveFrameIndex(MachineInstr &MI, unsigned BaseReg,
|
| /external/swiftshader/third_party/LLVM/lib/Target/X86/InstPrinter/ |
| D | X86ATTInstPrinter.cpp | 110 const MCOperand &BaseReg = MI->getOperand(Op); in printMemReference() local
123 if (DispVal || (!IndexReg.getReg() && !BaseReg.getReg())) in printMemReference()
130 if (IndexReg.getReg() || BaseReg.getReg()) { in printMemReference()
132 if (BaseReg.getReg()) in printMemReference()
|
| /external/swiftshader/third_party/LLVM/lib/Target/X86/AsmParser/ |
| D | X86AsmParser.cpp | 135 unsigned BaseReg; member
181 return Mem.BaseReg; in getMemBaseReg()
344 Res->Mem.BaseReg = 0; in CreateMem()
352 unsigned BaseReg, unsigned IndexReg, in CreateMem()
356 assert((SegReg || BaseReg || IndexReg) && "Invalid memory operand!"); in CreateMem()
364 Res->Mem.BaseReg = BaseReg; in CreateMem()
380 Op.Mem.BaseReg == basereg && Op.Mem.IndexReg == 0); in isSrcOp()
389 Op.Mem.BaseReg == basereg && Op.Mem.IndexReg == 0; in isDstOp()
581 unsigned BaseReg = 0, IndexReg = 0, Scale = 1; in ParseMemOperand() local
585 if (ParseRegister(BaseReg, L, L)) return 0; in ParseMemOperand()
[all …]
|
| /external/swiftshader/third_party/LLVM/lib/Target/Blackfin/ |
| D | BlackfinRegisterInfo.cpp | 207 unsigned BaseReg = BF::FP; in eliminateFrameIndex() local
211 BaseReg = BF::SP; in eliminateFrameIndex()
223 MI.getOperand(FIPos).ChangeToRegister(BaseReg, false); in eliminateFrameIndex()
231 if (BaseReg == BF::FP && isUInt<7>(-Offset)) { in eliminateFrameIndex()
258 MI.getOperand(2).ChangeToRegister(BaseReg, false); in eliminateFrameIndex()
272 .addReg(BaseReg); in eliminateFrameIndex()
296 MI.getOperand(FIPos).ChangeToRegister(BaseReg, false); in eliminateFrameIndex()
308 MI.getOperand(FIPos).ChangeToRegister(BaseReg, false); in eliminateFrameIndex()
|
| /external/llvm/lib/Target/X86/MCTargetDesc/ |
| D | X86MCCodeEmitter.cpp | 60 const MCOperand &BaseReg = MI.getOperand(Op+X86::AddrBaseReg); in Is16BitMemOperand() local
64 if (is16BitMode(STI) && BaseReg.getReg() == 0 && in Is16BitMemOperand()
67 if ((BaseReg.getReg() != 0 && in Is16BitMemOperand()
68 X86MCRegisterClasses[X86::GR16RegClassID].contains(BaseReg.getReg())) || in Is16BitMemOperand()
206 const MCOperand &BaseReg = MI.getOperand(Op+X86::AddrBaseReg); in Is32BitMemOperand() local
209 if ((BaseReg.getReg() != 0 && in Is32BitMemOperand()
210 X86MCRegisterClasses[X86::GR32RegClassID].contains(BaseReg.getReg())) || in Is32BitMemOperand()
214 if (BaseReg.getReg() == X86::EIP) { in Is32BitMemOperand()
225 const MCOperand &BaseReg = MI.getOperand(Op+X86::AddrBaseReg); in Is64BitMemOperand() local
228 if ((BaseReg.getReg() != 0 && in Is64BitMemOperand()
[all …]
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/X86/InstPrinter/ |
| D | X86ATTInstPrinter.cpp | 113 const MCOperand &BaseReg = MI->getOperand(Op + X86::AddrBaseReg); in printMemReference() local
124 if (DispVal || (!IndexReg.getReg() && !BaseReg.getReg())) in printMemReference()
131 if (IndexReg.getReg() || BaseReg.getReg()) { in printMemReference()
133 if (BaseReg.getReg()) in printMemReference()
|