Home
last modified time | relevance | path

Searched refs:DDR_BASE_CS_OFF (Results 1 – 2 of 2) sorted by relevance

/external/u-boot/arch/arm/mach-mvebu/
Dcpu.c15 #define DDR_BASE_CS_OFF(n) (0x0000 + ((n) << 3)) macro
301 writel(temp, MVEBU_SDRAM_BASE + DDR_BASE_CS_OFF(i)); in update_sdram_window_sizes()
Dmbus.c78 #define DDR_BASE_CS_OFF(n) (0x0000 + ((n) << 3)) macro
326 u32 base = readl(mbus->sdramwins_base + DDR_BASE_CS_OFF(i)); in mvebu_mbus_default_setup_cpu_target()