| /external/swiftshader/third_party/LLVM/lib/CodeGen/ |
| D | RegisterScavenging.cpp | 153 BitVector DefRegs(NumPhysRegs); in forward() local
175 addRegWithSubRegs(DefRegs, Reg); in forward()
228 setUsed(DefRegs); in forward()
|
| D | LiveVariables.cpp | 538 SmallVector<unsigned, 4> DefRegs; in runOnMachineFunction() local
549 DefRegs.push_back(MOReg); in runOnMachineFunction()
563 for (unsigned i = 0, e = DefRegs.size(); i != e; ++i) { in runOnMachineFunction()
564 unsigned MOReg = DefRegs[i]; in runOnMachineFunction()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/ |
| D | LiveVariables.cpp | 513 SmallVector<unsigned, 4> DefRegs; in runOnInstr() local
537 DefRegs.push_back(MOReg); in runOnInstr()
556 for (unsigned i = 0, e = DefRegs.size(); i != e; ++i) { in runOnInstr()
557 unsigned MOReg = DefRegs[i]; in runOnInstr()
|
| /external/llvm/lib/CodeGen/ |
| D | LiveVariables.cpp | 513 SmallVector<unsigned, 4> DefRegs; in runOnInstr() local
537 DefRegs.push_back(MOReg); in runOnInstr()
556 for (unsigned i = 0, e = DefRegs.size(); i != e; ++i) { in runOnInstr()
557 unsigned MOReg = DefRegs[i]; in runOnInstr()
|
| /external/llvm/lib/Target/Hexagon/ |
| D | HexagonExpandCondsets.cpp | 487 std::set<RegisterRef> DefRegs; in updateDeadsInRange() local
497 DefRegs.insert(Op); in updateDeadsInRange()
519 if (Op.isReg() && Op.isDef() && DefRegs.count(Op)) in updateDeadsInRange()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Hexagon/ |
| D | HexagonExpandCondsets.cpp | 469 std::set<RegisterRef> DefRegs; in updateDeadsInRange() local
479 DefRegs.insert(Op); in updateDeadsInRange()
499 if (!Op.isReg() || !DefRegs.count(Op)) in updateDeadsInRange()
|
| D | HexagonConstPropagation.cpp | 2826 SmallVector<unsigned,2> DefRegs; in rewriteHexConstDefs() local
2835 DefRegs.push_back(R); in rewriteHexConstDefs()
2848 for (unsigned i = 0, n = DefRegs.size(); i < n; ++i) { in rewriteHexConstDefs()
2849 unsigned R = DefRegs[i]; in rewriteHexConstDefs()
2938 AllDefs = (ChangedNum == DefRegs.size()); in rewriteHexConstDefs()
|
| /external/llvm/lib/Target/Mips/ |
| D | MipsInstrInfo.td | 1430 list<Register> DefRegs> :
1434 let Defs = DefRegs;
1466 list<Register> DefRegs> :
1469 let Defs = DefRegs;
1489 class MoveToLOHI<string opstr, RegisterOperand RO, list<Register> DefRegs>:
1492 let Defs = DefRegs;
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Mips/ |
| D | MipsInstrInfo.td | 1717 list<Register> DefRegs> :
1721 let Defs = DefRegs;
1753 list<Register> DefRegs> :
1756 let Defs = DefRegs;
1777 class MoveToLOHI<string opstr, RegisterOperand RO, list<Register> DefRegs>:
1780 let Defs = DefRegs;
|
| /external/swiftshader/third_party/LLVM/lib/Target/ARM/ |
| D | ARMISelLowering.cpp | 5924 DenseMap<unsigned, bool> DefRegs; in EmitSjLjDispatchBlock() local
5929 DefRegs[OI->getReg()] = true; in EmitSjLjDispatchBlock()
5936 if (!DefRegs[SavedRegs[i]]) in EmitSjLjDispatchBlock()
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMISelLowering.cpp | 7748 DenseMap<unsigned, bool> DefRegs; in EmitSjLjDispatchBlock() local
7753 DefRegs[OI->getReg()] = true; in EmitSjLjDispatchBlock()
7768 if (!DefRegs[Reg]) in EmitSjLjDispatchBlock()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/ |
| D | ARMISelLowering.cpp | 8732 DenseMap<unsigned, bool> DefRegs; in EmitSjLjDispatchBlock() local
8737 DefRegs[OI->getReg()] = true; in EmitSjLjDispatchBlock()
8752 if (!DefRegs[Reg]) in EmitSjLjDispatchBlock()
|
| /external/llvm/lib/Target/X86/ |
| D | X86ISelLowering.cpp | 24146 DenseMap<unsigned, bool> DefRegs; in EmitSjLjDispatchBlock() local
24149 DefRegs[MOp.getReg()] = true; in EmitSjLjDispatchBlock()
24154 if (!DefRegs[Reg]) in EmitSjLjDispatchBlock()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/X86/ |
| D | X86ISelLowering.cpp | 28508 DenseMap<unsigned, bool> DefRegs; in EmitSjLjDispatchBlock() local
28511 DefRegs[MOp.getReg()] = true; in EmitSjLjDispatchBlock()
28516 if (!DefRegs[Reg]) in EmitSjLjDispatchBlock()
|