Home
last modified time | relevance | path

Searched refs:EXTSW (Results 1 – 18 of 18) sorted by relevance

/external/pcre/dist2/src/sljit/
DsljitNativePPC_64.c126 FAIL_IF(push_inst(compiler, EXTSW | S(src2) | A(TMP_REG2))); \
133 FAIL_IF(push_inst(compiler, EXTSW | S(src1) | A(TMP_REG1))); \
137 FAIL_IF(push_inst(compiler, EXTSW | S(src2) | A(TMP_REG2))); \
144 FAIL_IF(push_inst(compiler, EXTSW | S(src1) | A(TMP_REG1))); \
164 return push_inst(compiler, EXTSW | S(src2) | A(dst)); in emit_single_op()
DsljitNativePPC_common.c167 #define EXTSW (HI(31) | LO(986)) macro
1572 FAIL_IF(push_inst(compiler, EXTSW | S(src) | A(TMP_REG1))); in sljit_emit_fop1_conv_f64_from_sw()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/PowerPC/
DPPCMIPeephole.cpp566 case PPC::EXTSW: in simplifyCode()
582 return Opcode == PPC::EXTSW || Opcode == PPC::EXTSW_32_64; in simplifyCode()
DPPCInstrVSX.td2037 (EXTSW (VEXTUWRX (RLWINM8 $Idx, 2, 28, 29), $S))>;
2039 (EXTSW (VEXTUWRX (LI8 0), $S))>;
2041 (EXTSW (VEXTUWRX (LI8 4), $S))>;
2044 (EXTSW (INSERT_SUBREG (i64 (IMPLICIT_DEF)),
2047 (EXTSW (VEXTUWRX (LI8 12), $S))>;
2156 (EXTSW (VEXTUWLX (RLWINM8 $Idx, 2, 28, 29), $S))>;
2158 (EXTSW (VEXTUWLX (LI8 0), $S))>;
2161 (EXTSW (INSERT_SUBREG (i64 (IMPLICIT_DEF)),
2164 (EXTSW (VEXTUWLX (LI8 8), $S))>;
2166 (EXTSW (VEXTUWLX (LI8 12), $S))>;
DPPCInstrInfo.cpp290 case PPC::EXTSW: in isCoalescableExtInstr()
3142 Opcode == PPC::EXTSW || Opcode == PPC::EXTSWo || in isSignExtendingOp()
DPPCFastISel.cpp2337 case PPC::EXTSW: in tryToFoldLoadIntoMI()
DPPCInstr64Bit.td704 defm EXTSW : XForm_11r<31, 986, (outs g8rc:$rA), (ins g8rc:$rS),
/external/v8/src/ppc/
Ddisasm-ppc.cc595 case EXTSW: { in DecodeExt2()
Dassembler-ppc.h741 emit(EXT2 | EXTSW | ra.code() * B21 | rs.code() * B16 | rc);
Dconstants-ppc.h1224 V(extsw, EXTSW, 0x7C0007B4) \
Dsimulator-ppc.cc2075 case EXTSW: { in ExecuteGeneric()
/external/swiftshader/third_party/LLVM/lib/Target/PowerPC/
DPPCInstr64Bit.td418 def EXTSW : XForm_11<31, 986, (outs G8RC:$rA), (ins G8RC:$rS),
421 /// EXTSW_32 - Just like EXTSW, but works on '32-bit' registers.
/external/llvm/lib/Target/PowerPC/
DPPCInstrInfo.cpp254 case PPC::EXTSW: in isCoalescableExtInstr()
1568 MIOpC == PPC::EXTSW || MIOpC == PPC::EXTSWo) { in optimizeCompareInstr()
DPPCFastISel.cpp2231 case PPC::EXTSW: in tryToFoldLoadIntoMI()
DPPCInstr64Bit.td628 defm EXTSW : XForm_11r<31, 986, (outs g8rc:$rA), (ins g8rc:$rS),
/external/capstone/arch/PowerPC/
DPPCGenDisassemblerTables.inc1341 /* 5527 */ MCD_OPC_Decode, 203, 3, 81, // Opcode: EXTSW
DPPCGenAsmWriter.inc479 134241100U, // EXTSW
1752 0U, // EXTSW
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/PowerPC/
Dconvert-rr-to-ri-instrs.mir1394 %3 = EXTSW killed %2