Home
last modified time | relevance | path

Searched refs:FCMP (Results 1 – 25 of 35) sorted by relevance

12

/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/AMDGPU/GlobalISel/
Dregbankselect-fcmp.mir16 ; CHECK: [[FCMP:%[0-9]+]]:sgpr(s1) = G_FCMP floatpred(uge), [[COPY]](s32), [[COPY2]]
32 ; CHECK: [[FCMP:%[0-9]+]]:sgpr(s1) = G_FCMP floatpred(uge), [[COPY]](s32), [[COPY1]]
49 ; CHECK: [[FCMP:%[0-9]+]]:sgpr(s1) = G_FCMP floatpred(uge), [[COPY1]](s32), [[COPY2]]
/external/llvm/test/Transforms/InstCombine/
Dpow-1.ll76 ; CHECK-NEXT: [[FCMP:%[a-z0-9]+]] = fcmp oeq float %x, 0xFFF0000000000000
77 ; CHECK-NEXT: [[SELECT:%[a-z0-9]+]] = select i1 [[FCMP]], float 0x7FF0000000000000, float [[FABSF]]
87 ; CHECK-NEXT: [[FCMP:%[a-z0-9]+]] = fcmp oeq double %x, 0xFFF0000000000000
88 ; CHECK-NEXT: [[SELECT:%[a-z0-9]+]] = select i1 [[FCMP]], double 0x7FF0000000000000, double [[FABS]]
167 ; CHECK-NEXT: [[FCMP:%[a-z0-9]+]] = fcmp oeq double %x, 0xFFF0000000000000
168 ; CHECK-NEXT: [[SELECT:%[a-z0-9]+]] = select i1 [[FCMP]], double 0x7FF0000000000000, double [[FABS]]
D2008-11-08-FCmp.ll4 ; When inst combining an FCMP with the LHS coming from a uitofp instruction, we
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/AArch64/GlobalISel/
Dlegalize-fcmp.mir32 ; CHECK: [[FCMP:%[0-9]+]]:_(s32) = G_FCMP floatpred(oge), [[COPY]](s64), [[COPY1]]
33 ; CHECK: $w0 = COPY [[FCMP]](s32)
Dregbankselect-default.mir689 ; CHECK: [[FCMP:%[0-9]+]]:gpr(s32) = G_FCMP floatpred(olt), [[COPY]](s32), [[COPY]]
690 ; CHECK: [[TRUNC:%[0-9]+]]:gpr(s1) = G_TRUNC [[FCMP]](s32)
/external/swiftshader/third_party/llvm-7.0/llvm/test/Transforms/InstCombine/
Dpow-1.ll122 ; CHECK-NEXT: [[FCMP:%[a-z0-9]+]] = fcmp oeq float %x, 0xFFF0000000000000
123 ; CHECK-NEXT: [[SELECT:%[a-z0-9]+]] = select i1 [[FCMP]], float 0x7FF0000000000000, float [[FABSF]]
133 ; CHECK-NEXT: [[FCMP:%[a-z0-9]+]] = fcmp oeq double %x, 0xFFF0000000000000
134 ; CHECK-NEXT: [[SELECT:%[a-z0-9]+]] = select i1 [[FCMP]], double 0x7FF0000000000000, double [[FABS]]
277 ; CHECK-NEXT: [[FCMP:%[a-z0-9]+]] = fcmp oeq double %x, 0xFFF0000000000000
278 ; CHECK-NEXT: [[SELECT:%[a-z0-9]+]] = select i1 [[FCMP]], double 0x7FF0000000000000, double [[FABS]]
D2008-11-08-FCmp.ll4 ; When inst combining an FCMP with the LHS coming from a uitofp instruction, we
/external/swiftshader/third_party/LLVM/test/Transforms/InstCombine/
D2008-11-08-FCmp.ll4 ; When inst combining an FCMP with the LHS coming from a uitofp instruction, we
/external/llvm/lib/Target/SystemZ/
DSystemZISelLowering.h61 FCMP, enumerator
DSystemZOperators.td182 def z_fcmp : SDNode<"SystemZISD::FCMP", SDT_ZCmp, [SDNPOutGlue]>;
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/SystemZ/
DSystemZISelLowering.h61 FCMP, enumerator
DSystemZOperators.td263 def z_fcmp : SDNode<"SystemZISD::FCMP", SDT_ZCmp>;
/external/llvm/lib/Target/AArch64/
DAArch64ISelLowering.h68 FCMP, enumerator
DAArch64SchedCyclone.td461 // FCMP,FCMPE,FCCMP,FCCMPE
/external/mesa3d/src/broadcom/compiler/
Dv3d_compiler.h851 VIR_A_ALU2(FCMP) in VIR_A_ALU2()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/
DAArch64ISelLowering.h68 FCMP, enumerator
DAArch64SchedCyclone.td463 // FCMP,FCMPE,FCCMP,FCCMPE
DAArch64SchedFalkorDetails.td1116 def : InstRW<[FalkorWr_1VXVY_1cyc], (instregex "^FCMP(E)?(S|D)r(r|i)$")>;
/external/pcre/dist2/src/sljit/
DsljitNativeARM_64.c90 #define FCMP 0x1e602000 macro
1423 return push_inst(compiler, (FCMP ^ inv_bits) | VN(src1) | VM(src2)); in sljit_emit_fop1_cmp()
/external/swiftshader/third_party/LLVM/lib/Target/Sparc/
DSparcInstrInfo.td681 // Note 2: the result of a FCMP is not available until the 2nd cycle
/external/v8/src/arm64/
Dconstants-arm64.h1099 FCMP = FCMP_s, enumerator
/external/vixl/doc/aarch64/
Dsupported-instructions-aarch64.md1779 ### FCMP ### subsection
1786 ### FCMP ### subsection
/external/vixl/src/aarch64/
Dconstants-aarch64.h1273 FCMP = FCMP_s, enumerator
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Sparc/
DSparcInstrInfo.td1293 // Note 2: the result of a FCMP is not available until the 2nd cycle
/external/llvm/lib/Target/Sparc/
DSparcInstrInfo.td1288 // Note 2: the result of a FCMP is not available until the 2nd cycle

12