Searched refs:FRSQRTS (Results 1 – 14 of 14) sorted by relevance
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/ |
D | AArch64ISelLowering.h | 192 FRSQRTE, FRSQRTS, enumerator
|
D | AArch64InstrInfo.td | 323 def AArch64frsqrts : SDNode<"AArch64ISD::FRSQRTS", SDTFPBinOp>; 3254 defm FRSQRTS : SIMDThreeSameVectorFP<0,1,0b111,"frsqrts", int_aarch64_neon_frsqrts>; 3539 defm FRSQRTS : SIMDFPThreeScalar<0, 1, 0b111, "frsqrts", int_aarch64_neon_frsqrts>;
|
D | AArch64ISelLowering.cpp | 1210 case AArch64ISD::FRSQRTS: return "AArch64ISD::FRSQRTS"; in getTargetNodeName() 5294 Step = DAG.getNode(AArch64ISD::FRSQRTS, DL, VT, Operand, Step, Flags); in getSqrtEstimate()
|
/external/llvm/lib/Target/X86/ |
D | X86ISelLowering.h | 253 FRSQRTS, FRCPS, enumerator
|
D | X86IntrinsicsInfo.h | 1814 X86_INTRINSIC_DATA(avx512_rsqrt14_sd, INTR_TYPE_SCALAR_MASK, X86ISD::FRSQRTS, 0), 1815 X86_INTRINSIC_DATA(avx512_rsqrt14_ss, INTR_TYPE_SCALAR_MASK, X86ISD::FRSQRTS, 0),
|
D | X86InstrFragmentsSIMD.td | 63 def X86frsqrt14s: SDNode<"X86ISD::FRSQRTS", SDTFPBinOp>;
|
D | X86ISelLowering.cpp | 22144 case X86ISD::FRSQRTS: return "X86ISD::FRSQRTS"; in getTargetNodeName()
|
/external/vixl/src/aarch64/ |
D | disasm-aarch64.cc | 2741 FORMAT(FRSQRTS, "frsqrts"); in VisitNEON3SameFP16()
|
D | simulator-aarch64.cc | 4435 SIM_FUNC(FRSQRTS, frsqrts); in VisitNEON3SameFP16()
|
/external/clang/include/clang/Basic/ |
D | arm_neon.td | 955 def FRSQRTS : IInst<"vrsqrts", "ddd", "dQd">;
|
/external/vixl/doc/aarch64/ |
D | supported-instructions-aarch64.md | 2373 ### FRSQRTS ### subsection
|
/external/llvm/lib/Target/AArch64/ |
D | AArch64InstrInfo.td | 2982 defm FRSQRTS : SIMDThreeSameVectorFP<0,1,0b111,"frsqrts", int_aarch64_neon_frsqrts>; 3262 defm FRSQRTS : SIMDFPThreeScalar<0, 1, 0b111, "frsqrts", int_aarch64_neon_frsqrts>;
|
/external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/AArch64/ |
D | AArch64GenFastISel.inc | 4791 // FastEmit functions for AArch64ISD::FRSQRTS. 7390 …case AArch64ISD::FRSQRTS: return fastEmit_AArch64ISD_FRSQRTS_rr(VT, RetVT, Op0, Op0IsKill, Op1, Op…
|
D | AArch64GenDAGISel.inc | 40282 /* 77437*/ /*SwitchOpcode*/ 54, TARGET_VAL(AArch64ISD::FRSQRTS),// ->77494
|