| /external/llvm/lib/Target/SystemZ/ |
| D | SystemZRegisterInfo.cpp | 117 int64_t HighOffset = OldOffset - Offset; in eliminateFrameIndex() local
123 TII->loadImmediate(MBB, MI, ScratchReg, HighOffset); in eliminateFrameIndex()
129 unsigned LAOpcode = TII->getOpcodeForOffset(SystemZ::LA, HighOffset); in eliminateFrameIndex()
132 .addReg(BasePtr).addImm(HighOffset).addReg(0); in eliminateFrameIndex()
136 TII->loadImmediate(MBB, MI, ScratchReg, HighOffset); in eliminateFrameIndex()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/SystemZ/ |
| D | SystemZRegisterInfo.cpp | 214 int64_t HighOffset = OldOffset - Offset; in eliminateFrameIndex() local
220 TII->loadImmediate(MBB, MI, ScratchReg, HighOffset); in eliminateFrameIndex()
226 unsigned LAOpcode = TII->getOpcodeForOffset(SystemZ::LA, HighOffset); in eliminateFrameIndex()
229 .addReg(BasePtr).addImm(HighOffset).addReg(0); in eliminateFrameIndex()
233 TII->loadImmediate(MBB, MI, ScratchReg, HighOffset); in eliminateFrameIndex()
|
| D | SystemZInstrInfo.cpp | 1885 int HighOffset = OffsetA < OffsetB ? OffsetB : OffsetA; in areMemAccessesTriviallyDisjoint() local
1887 if (LowOffset + LowWidth <= HighOffset) in areMemAccessesTriviallyDisjoint()
|
| /external/llvm/lib/Transforms/Scalar/ |
| D | GuardWidening.cpp | 602 const APInt &HighOffset = MaxOffset->getValue(); in combineRangeChecks() local
604 return (HighOffset - RC.getOffsetValue()).ult(MaxDiff); in combineRangeChecks()
|
| /external/llvm/lib/Target/Lanai/ |
| D | LanaiInstrInfo.cpp | 112 int HighOffset = std::max(OffsetA, OffsetB); in areMemAccessesTriviallyDisjoint() local
114 if (LowOffset + LowWidth <= HighOffset) in areMemAccessesTriviallyDisjoint()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Lanai/ |
| D | LanaiInstrInfo.cpp | 111 int HighOffset = std::max(OffsetA, OffsetB); in areMemAccessesTriviallyDisjoint() local
113 if (LowOffset + LowWidth <= HighOffset) in areMemAccessesTriviallyDisjoint()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Transforms/Scalar/ |
| D | GuardWidening.cpp | 656 const APInt &HighOffset = MaxOffset->getValue(); in combineRangeChecks() local
658 return (HighOffset - RC.getOffsetValue()).ult(MaxDiff); in combineRangeChecks()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/X86/ |
| D | X86InterleavedAccess.cpp | 253 int HighOffset) { in genShuffleBland() argument
260 Out.push_back(Mask[i] + HighOffset + NumOfElm); in genShuffleBland()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/XCore/ |
| D | XCoreISelLowering.cpp | 375 int32_t HighOffset = alignTo(Offset, 4); in lowerLoadWordFromAlignedBasePlusOffset() local
376 int32_t LowOffset = HighOffset - 4; in lowerLoadWordFromAlignedBasePlusOffset()
383 HighOffset); in lowerLoadWordFromAlignedBasePlusOffset()
388 DAG.getConstant(HighOffset, DL, MVT::i32)); in lowerLoadWordFromAlignedBasePlusOffset()
391 SDValue HighShift = DAG.getConstant((HighOffset - Offset) * 8, DL, MVT::i32); in lowerLoadWordFromAlignedBasePlusOffset()
|
| /external/llvm/lib/Target/XCore/ |
| D | XCoreISelLowering.cpp | 380 int32_t HighOffset = alignTo(Offset, 4); in lowerLoadWordFromAlignedBasePlusOffset() local
381 int32_t LowOffset = HighOffset - 4; in lowerLoadWordFromAlignedBasePlusOffset()
388 HighOffset); in lowerLoadWordFromAlignedBasePlusOffset()
393 DAG.getConstant(HighOffset, DL, MVT::i32)); in lowerLoadWordFromAlignedBasePlusOffset()
396 SDValue HighShift = DAG.getConstant((HighOffset - Offset) * 8, DL, MVT::i32); in lowerLoadWordFromAlignedBasePlusOffset()
|
| /external/swiftshader/third_party/LLVM/lib/Target/XCore/ |
| D | XCoreISelLowering.cpp | 430 SDValue HighOffset = DAG.getConstant((Offset & ~0x3) + 4, MVT::i32); in LowerLOAD() local
435 SDValue HighAddr = DAG.getNode(ISD::ADD, DL, MVT::i32, Base, HighOffset); in LowerLOAD()
|
| /external/llvm/lib/Target/AMDGPU/ |
| D | SIInstrInfo.cpp | 1336 int HighOffset = OffsetA < OffsetB ? OffsetB : OffsetA; in offsetsDoNotOverlap() local
1338 return LowOffset + LowWidth <= HighOffset; in offsetsDoNotOverlap()
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64InstrInfo.cpp | 680 int HighOffset = OffsetA < OffsetB ? OffsetB : OffsetA; in areMemAccessesTriviallyDisjoint() local
682 if (LowOffset + LowWidth <= HighOffset) in areMemAccessesTriviallyDisjoint()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/ |
| D | AArch64InstrInfo.cpp | 1101 int HighOffset = OffsetA < OffsetB ? OffsetB : OffsetA; in areMemAccessesTriviallyDisjoint() local
1103 if (LowOffset + LowWidth <= HighOffset) in areMemAccessesTriviallyDisjoint()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AMDGPU/ |
| D | SIInstrInfo.cpp | 2113 int HighOffset = OffsetA < OffsetB ? OffsetB : OffsetA; in offsetsDoNotOverlap() local
2115 return LowOffset + LowWidth <= HighOffset; in offsetsDoNotOverlap()
|