Home
last modified time | relevance | path

Searched refs:IA (Results 1 – 25 of 416) sorted by relevance

12345678910>>...17

/external/icu/android_icu4j/src/main/tests/android/icu/dev/test/search/
DSearchTest.java89 private static int[] IA(int... elements) { in IA() method in SearchTest
94 …xxxxxxxxxxxxxxxxxxxx", "fisher", null, TERTIARY, STANDARD_ELEMENT_COMPARISON, null, IA(-1), IA(0)),
95 …ly spring string", "string", null, TERTIARY, STANDARD_ELEMENT_COMPARISON, null, IA(13, -1), IA(6)),
96 …ng string", "string", null, TERTIARY, STANDARD_ELEMENT_COMPARISON, null, IA(13, 20, -1), IA(6, 6)),
97 …ing string", "string", null, TERTIARY, STANDARD_ELEMENT_COMPARISON, null, IA(6, 20, -1), IA(6, 6)),
98 …ing string", "string", null, TERTIARY, STANDARD_ELEMENT_COMPARISON, null, IA(0, 14, -1), IA(6, 6)),
99 SD("Scott Ganyo", "c", null, TERTIARY, STANDARD_ELEMENT_COMPARISON, null, IA(1, -1), IA(1)),
100 SD("Scott Ganyo", " ", null, TERTIARY, STANDARD_ELEMENT_COMPARISON, null, IA(5, -1), IA(1)),
101 … SD("\u0300\u0325", "\u0300", null, TERTIARY, STANDARD_ELEMENT_COMPARISON, null, IA(-1), IA(0)),
102 … SD("a\u0300\u0325", "\u0300", null, TERTIARY, STANDARD_ELEMENT_COMPARISON, null, IA(-1), IA(0)),
[all …]
/external/icu/icu4j/main/tests/collate/src/com/ibm/icu/dev/test/search/
DSearchTest.java86 private static int[] IA(int... elements) { in IA() method in SearchTest
91 …xxxxxxxxxxxxxxxxxxxx", "fisher", null, TERTIARY, STANDARD_ELEMENT_COMPARISON, null, IA(-1), IA(0)),
92 …ly spring string", "string", null, TERTIARY, STANDARD_ELEMENT_COMPARISON, null, IA(13, -1), IA(6)),
93 …ng string", "string", null, TERTIARY, STANDARD_ELEMENT_COMPARISON, null, IA(13, 20, -1), IA(6, 6)),
94 …ing string", "string", null, TERTIARY, STANDARD_ELEMENT_COMPARISON, null, IA(6, 20, -1), IA(6, 6)),
95 …ing string", "string", null, TERTIARY, STANDARD_ELEMENT_COMPARISON, null, IA(0, 14, -1), IA(6, 6)),
96 SD("Scott Ganyo", "c", null, TERTIARY, STANDARD_ELEMENT_COMPARISON, null, IA(1, -1), IA(1)),
97 SD("Scott Ganyo", " ", null, TERTIARY, STANDARD_ELEMENT_COMPARISON, null, IA(5, -1), IA(1)),
98 … SD("\u0300\u0325", "\u0300", null, TERTIARY, STANDARD_ELEMENT_COMPARISON, null, IA(-1), IA(0)),
99 … SD("a\u0300\u0325", "\u0300", null, TERTIARY, STANDARD_ELEMENT_COMPARISON, null, IA(-1), IA(0)),
[all …]
/external/llvm/lib/Target/Hexagon/
DRDFDeadCode.cpp71 void DeadCodeElimination::scanInstr(NodeAddr<InstrNode*> IA, in scanInstr() argument
73 if (!DFG.IsCode<NodeAttrs::Stmt>(IA)) in scanInstr()
75 if (!isLiveInstr(NodeAddr<StmtNode*>(IA).Addr->getCode())) in scanInstr()
77 for (NodeAddr<RefNode*> RA : IA.Addr->members(DFG)) { in scanInstr()
85 NodeAddr<InstrNode*> IA = DA.Addr->getOwner(DFG); in processDef() local
86 for (NodeAddr<UseNode*> UA : IA.Addr->members_if(DFG.IsUse, DFG)) { in processDef()
90 for (NodeAddr<DefNode*> TA : DFG.getRelatedRefs(IA, DA)) in processDef()
118 for (NodeAddr<InstrNode*> IA : BA.Addr->members(DFG)) in collect()
119 scanInstr(IA, WorkQ); in collect()
139 auto IsDead = [this] (NodeAddr<InstrNode*> IA) -> bool { in collect() argument
[all …]
DRDFCopy.cpp92 void CopyPropagation::updateMap(NodeAddr<InstrNode*> IA) { in updateMap() argument
94 for (NodeAddr<RefNode*> RA : IA.Addr->members(DFG)) in updateMap()
112 R.second[IA.Id] = F->second.top()->Id; in updateMap()
122 for (NodeAddr<InstrNode*> IA : BA.Addr->members(DFG)) { in scanBlock()
123 if (DFG.IsCode<NodeAttrs::Stmt>(IA)) { in scanBlock()
124 NodeAddr<StmtNode*> SA = IA; in scanBlock()
130 updateMap(IA); in scanBlock()
131 DFG.pushDefs(IA, DefM); in scanBlock()
203 NodeAddr<InstrNode*> IA = UA.Addr->getOwner(DFG); in run() local
204 assert(DFG.IsCode<NodeAttrs::Stmt>(IA)); in run()
[all …]
DHexagonRDFOpt.cpp89 bool rewrite(NodeAddr<InstrNode*> IA, SetVector<NodeId> &Remove);
90 void removeOperand(NodeAddr<InstrNode*> IA, unsigned OpNum);
175 void HexagonDCE::removeOperand(NodeAddr<InstrNode*> IA, unsigned OpNum) { in removeOperand() argument
176 MachineInstr *MI = NodeAddr<StmtNode*>(IA).Addr->getCode(); in removeOperand()
185 NodeList Refs = IA.Addr->members(getDFG()); in removeOperand()
201 bool HexagonDCE::rewrite(NodeAddr<InstrNode*> IA, SetVector<NodeId> &Remove) { in rewrite() argument
202 if (!getDFG().IsCode<NodeAttrs::Stmt>(IA)) in rewrite()
205 MachineInstr *MI = NodeAddr<StmtNode*>(IA).Addr->getCode(); in rewrite()
244 for (NodeAddr<DefNode*> DA : IA.Addr->members_if(DFG.IsDef, DFG)) { in rewrite()
247 Defs = DFG.getRelatedRefs(IA, DA); in rewrite()
[all …]
DRDFLiveness.cpp137 auto Block = [this] (NodeAddr<InstrNode*> IA) -> MachineBasicBlock* { in getAllReachingDefs() argument
138 if (IA.Addr->getKind() == NodeAttrs::Stmt) in getAllReachingDefs()
139 return NodeAddr<StmtNode*>(IA).Addr->getCode()->getParent(); in getAllReachingDefs()
140 assert(IA.Addr->getKind() == NodeAttrs::Phi); in getAllReachingDefs()
141 NodeAddr<PhiNode*> PA = IA; in getAllReachingDefs()
532 for (NodeAddr<InstrNode*> IA : BA.Addr->members(DFG)) { in computeLiveIns()
533 for (NodeAddr<RefNode*> RA : IA.Addr->members(DFG)) in computeLiveIns()
535 NBMap.insert(std::make_pair(IA.Id, BB)); in computeLiveIns()
732 bool Liveness::isRestricted(NodeAddr<InstrNode*> IA, NodeAddr<RefNode*> RA, in isRestricted() argument
735 for (NodeAddr<RefNode*> TA = DFG.getNextShadow(IA, RA); in isRestricted()
[all …]
DRDFGraph.cpp1005 void DataFlowGraph::pushDefs(NodeAddr<InstrNode*> IA, DefStackMap &DefM) { in pushDefs() argument
1006 NodeList Defs = IA.Addr->members_if(IsDef, *this); in pushDefs()
1027 NodeList Rel = getRelatedRefs(IA, DA); in pushDefs()
1035 auto *MI = NodeAddr<StmtNode*>(IA).Addr->getCode(); in pushDefs()
1055 NodeList DataFlowGraph::getRelatedRefs(NodeAddr<InstrNode*> IA, in getRelatedRefs() argument
1057 assert(IA.Id != 0 && RA.Id != 0); in getRelatedRefs()
1063 RA = getNextRelated(IA, RA); in getRelatedRefs()
1082 NodeAddr<RefNode*> DataFlowGraph::getNextRelated(NodeAddr<InstrNode*> IA, in getNextRelated() argument
1084 assert(IA.Id != 0 && RA.Id != 0); in getNextRelated()
1109 if (IA.Addr->getKind() == NodeAttrs::Stmt) in getNextRelated()
[all …]
DHexagonOptAddrMode.cpp88 void updateMap(NodeAddr<InstrNode *> IA);
160 NodeAddr<InstrNode *> IA = UA.Addr->getOwner(*DFG); in canRemoveAddasl() local
162 RDefMap[OffsetRR][IA.Id] != OffsetRegRD) in canRemoveAddasl()
165 MachineInstr *UseMI = NodeAddr<StmtNode *>(IA).Addr->getCode(); in canRemoveAddasl()
509 for (auto IA : BA.Addr->members(*DFG)) { in processBlock() local
510 if (!DFG->IsCode<NodeAttrs::Stmt>(IA)) in processBlock()
513 NodeAddr<StmtNode *> SA = IA; in processBlock()
520 DEBUG(dbgs() << "\t[InstrNode]: " << Print<NodeAddr<InstrNode *>>(IA, *DFG) in processBlock()
575 void HexagonOptAddrMode::updateMap(NodeAddr<InstrNode *> IA) { in updateMap() argument
577 for (NodeAddr<RefNode *> RA : IA.Addr->members(*DFG)) in updateMap()
[all …]
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Hexagon/
DRDFDeadCode.cpp82 void DeadCodeElimination::scanInstr(NodeAddr<InstrNode*> IA, in scanInstr() argument
84 if (!DFG.IsCode<NodeAttrs::Stmt>(IA)) in scanInstr()
86 if (!isLiveInstr(NodeAddr<StmtNode*>(IA).Addr->getCode())) in scanInstr()
88 for (NodeAddr<RefNode*> RA : IA.Addr->members(DFG)) { in scanInstr()
96 NodeAddr<InstrNode*> IA = DA.Addr->getOwner(DFG); in processDef() local
97 for (NodeAddr<UseNode*> UA : IA.Addr->members_if(DFG.IsUse, DFG)) { in processDef()
101 for (NodeAddr<DefNode*> TA : DFG.getRelatedRefs(IA, DA)) in processDef()
129 for (NodeAddr<InstrNode*> IA : BA.Addr->members(DFG)) in collect()
130 scanInstr(IA, WorkQ); in collect()
150 auto IsDead = [this] (NodeAddr<InstrNode*> IA) -> bool { in collect() argument
[all …]
DRDFCopy.cpp73 for (NodeAddr<InstrNode*> IA : BA.Addr->members(DFG)) { in scanBlock()
74 if (DFG.IsCode<NodeAttrs::Stmt>(IA)) { in scanBlock()
75 NodeAddr<StmtNode*> SA = IA; in scanBlock()
90 NodeAddr<InstrNode*> IA) { in getLocalReachingDef() argument
91 NodeAddr<RefNode*> RA = L.getNearestAliasedRef(RefRR, IA); in getLocalReachingDef()
165 NodeAddr<InstrNode*> IA = UA.Addr->getOwner(DFG); in run() local
166 assert(DFG.IsCode<NodeAttrs::Stmt>(IA)); in run()
167 NodeId AtUse = getLocalReachingDef(SR, IA); in run()
177 << *NodeAddr<StmtNode*>(IA).Addr->getCode(); in run()
198 auto FC = CopyMap.find(IA.Id); in run()
DHexagonRDFOpt.cpp95 bool rewrite(NodeAddr<InstrNode*> IA, SetVector<NodeId> &Remove);
96 void removeOperand(NodeAddr<InstrNode*> IA, unsigned OpNum);
189 void HexagonDCE::removeOperand(NodeAddr<InstrNode*> IA, unsigned OpNum) { in removeOperand() argument
190 MachineInstr *MI = NodeAddr<StmtNode*>(IA).Addr->getCode(); in removeOperand()
200 NodeList Refs = IA.Addr->members(DFG); in removeOperand()
215 bool HexagonDCE::rewrite(NodeAddr<InstrNode*> IA, SetVector<NodeId> &Remove) { in rewrite() argument
216 if (!getDFG().IsCode<NodeAttrs::Stmt>(IA)) in rewrite()
219 MachineInstr &MI = *NodeAddr<StmtNode*>(IA).Addr->getCode(); in rewrite()
258 for (NodeAddr<DefNode*> DA : IA.Addr->members_if(DFG.IsDef, DFG)) { in rewrite()
261 Defs = DFG.getRelatedRefs(IA, DA); in rewrite()
[all …]
DRDFGraph.cpp908 for (NodeAddr<InstrNode*> IA : BA.Addr->members(*this)) in build()
909 for (NodeAddr<RefNode*> RA : IA.Addr->members(*this)) in build()
1042 void DataFlowGraph::pushAllDefs(NodeAddr<InstrNode*> IA, DefStackMap &DefM) { in pushAllDefs() argument
1043 pushClobbers(IA, DefM); in pushAllDefs()
1044 pushDefs(IA, DefM); in pushAllDefs()
1049 void DataFlowGraph::pushClobbers(NodeAddr<InstrNode*> IA, DefStackMap &DefM) { in pushClobbers() argument
1065 for (NodeAddr<DefNode*> DA : IA.Addr->members_if(IsDef, *this)) { in pushClobbers()
1071 NodeList Rel = getRelatedRefs(IA, DA); in pushClobbers()
1093 void DataFlowGraph::pushDefs(NodeAddr<InstrNode*> IA, DefStackMap &DefM) { in pushDefs() argument
1111 for (NodeAddr<DefNode*> DA : IA.Addr->members_if(IsDef, *this)) { in pushDefs()
[all …]
DRDFGraph.h737 void pushAllDefs(NodeAddr<InstrNode*> IA, DefStackMap &DM);
755 NodeAddr<RefNode*> getNextRelated(NodeAddr<InstrNode*> IA,
757 NodeAddr<RefNode*> getNextImp(NodeAddr<InstrNode*> IA,
759 NodeAddr<RefNode*> getNextImp(NodeAddr<InstrNode*> IA,
761 NodeAddr<RefNode*> getNextShadow(NodeAddr<InstrNode*> IA,
763 NodeAddr<RefNode*> getNextShadow(NodeAddr<InstrNode*> IA,
766 NodeList getRelatedRefs(NodeAddr<InstrNode*> IA,
843 locateNextRef(NodeAddr<InstrNode*> IA, NodeAddr<RefNode*> RA,
854 void pushClobbers(NodeAddr<InstrNode*> IA, DefStackMap &DM);
855 void pushDefs(NodeAddr<InstrNode*> IA, DefStackMap &DM);
[all …]
/external/guice/extensions/grapher/test/com/google/inject/grapher/
DAbstractInjectorGrapherTest.java97 private static interface IA {} interface in AbstractInjectorGrapherTest
99 private static class A implements IA {
104 private static class A2 implements IA {
133 iaNode = new InterfaceNode(NodeId.newTypeId(Key.get(IA.class)), null); in setUp()
134 iaAnnNode = new InterfaceNode(NodeId.newTypeId(Key.get(IA.class, Ann.class)), null); in setUp()
150 bind(IA.class).to(A.class); in testLinkedAndInstanceBindings()
151 bind(IA.class).annotatedWith(Ann.class).to(A.class); in testLinkedAndInstanceBindings()
180 bind(IA.class).toProvider(wrapper.value); in testProviderBindings()
188 NodeId.newInstanceId(Key.get(IA.class)), in testProviderBindings()
214 bind(IA.class).to(A.class); in testGraphWithGivenRoot()
[all …]
/external/llvm/test/CodeGen/X86/
Dpeep-test-3.ll7 define void @or(float* %A, i32 %IA, i32 %N) nounwind {
11 %2 = xor i32 %IA, 1 ; <i32> [#uses=1]
26 define void @xor(float* %A, i32 %IA, i32 %N) nounwind {
32 %2 = xor i32 %IA, 1 ; <i32> [#uses=1]
45 define void @and(float* %A, i32 %IA, i32 %N, i8* %p) nounwind {
50 %2 = xor i32 %IA, 1 ; <i32> [#uses=1]
71 define void @test(float* %A, i32 %IA, i32 %N, i8* %p) nounwind {
76 %2 = xor i32 %IA, 1 ; <i32> [#uses=1]
/external/swiftshader/third_party/LLVM/test/CodeGen/X86/
Dpeep-test-3.ll7 define void @or(float* %A, i32 %IA, i32 %N) nounwind {
11 %2 = xor i32 %IA, 1 ; <i32> [#uses=1]
26 define void @xor(float* %A, i32 %IA, i32 %N) nounwind {
32 %2 = xor i32 %IA, 1 ; <i32> [#uses=1]
45 define void @and(float* %A, i32 %IA, i32 %N, i8* %p) nounwind {
50 %2 = xor i32 %IA, 1 ; <i32> [#uses=1]
71 define void @test(float* %A, i32 %IA, i32 %N, i8* %p) nounwind {
76 %2 = xor i32 %IA, 1 ; <i32> [#uses=1]
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/X86/
Dpeep-test-3.ll7 define void @or(float* %A, i32 %IA, i32 %N) nounwind {
11 %2 = xor i32 %IA, 1 ; <i32> [#uses=1]
26 define void @xor(float* %A, i32 %IA, i32 %N) nounwind {
32 %2 = xor i32 %IA, 1 ; <i32> [#uses=1]
45 define void @and(float* %A, i32 %IA, i32 %N, i8* %p) nounwind {
50 %2 = xor i32 %IA, 1 ; <i32> [#uses=1]
71 define void @test(float* %A, i32 %IA, i32 %N, i8* %p) nounwind {
76 %2 = xor i32 %IA, 1 ; <i32> [#uses=1]
/external/swiftshader/third_party/LLVM/lib/VMCore/
DDebugLoc.cpp48 void DebugLoc::getScopeAndInlinedAt(MDNode *&Scope, MDNode *&IA, in getScopeAndInlinedAt() argument
51 Scope = IA = 0; in getScopeAndInlinedAt()
61 IA = 0; in getScopeAndInlinedAt()
69 IA = Ctx.pImpl->ScopeInlinedAtRecords[-ScopeIdx-1].second.get(); in getScopeAndInlinedAt()
102 MDNode *Scope, *IA; in getAsMDNode() local
103 getScopeAndInlinedAt(Scope, IA, Ctx); in getAsMDNode()
110 Scope, IA in getAsMDNode()
213 int LLVMContextImpl::getOrAddScopeInlinedAtIdxEntry(MDNode *Scope, MDNode *IA, in getOrAddScopeInlinedAtIdxEntry() argument
216 int &Idx = ScopeInlinedAtIdx[std::make_pair(Scope, IA)]; in getOrAddScopeInlinedAtIdxEntry()
231 DebugRecVH(IA, this, Idx))); in getOrAddScopeInlinedAtIdxEntry()
/external/boringssl/src/ssl/test/runner/poly1305/
Dsum_arm.s29 MOVM.IA.W (R1), [R2-R5]
39 MOVM.IA (R7), [R2-R6]
45 MOVM.IA.W [R2-R6], (R0)
51 MOVM.IA.W [R2-R6], (R0)
52 MOVM.IA.W (R1), [R2-R5]
53 MOVM.IA [R2-R6], (R0)
88 MOVM.IA (R0), [R0-R9]
89 MOVM.IA [R0-R4], (g)
101 MOVM.IA (g), [R0-R3]
106 MOVM.IA.W (R14), [R0-R3]
[all …]
/external/swiftshader/third_party/llvm-7.0/llvm/lib/IR/
DDebugLoc.cpp79 while (DILocation *IA = CurInlinedAt->getInlinedAt()) { in appendInlinedAt() local
81 if (auto *Found = Cache[IA]) { in appendInlinedAt()
86 if (ReplaceLast && !IA->getInlinedAt()) in appendInlinedAt()
88 InlinedAtLocations.push_back(IA); in appendInlinedAt()
89 CurInlinedAt = IA; in appendInlinedAt()
/external/swiftshader/third_party/LLVM/lib/Transforms/Utils/
DValueMapper.cpp38 if (const InlineAsm *IA = dyn_cast<InlineAsm>(V)) { in MapValue() local
40 FunctionType *NewTy = IA->getFunctionType(); in MapValue()
44 if (NewTy != IA->getFunctionType()) in MapValue()
45 V = InlineAsm::get(NewTy, IA->getAsmString(), IA->getConstraintString(), in MapValue()
46 IA->hasSideEffects(), IA->isAlignStack()); in MapValue()
/external/llvm/lib/CodeGen/AsmPrinter/
DDwarfDebug.h65 const DILocation *IA; /// Inlined at location. variable
77 DbgVariable(const DILocalVariable *V, const DILocation *IA) in DbgVariable() argument
78 : Var(V), IA(IA) {} in DbgVariable()
100 assert(IA == DbgValue->getDebugLoc()->getInlinedAt() && "Wrong inlined-at"); in initializeDbgValue()
110 const DILocation *getInlinedAt() const { return IA; } in getInlinedAt()
128 assert(V.IA == IA && "conflicting inlined-at location"); in addMMIEntry()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/
DLexicalScopes.cpp132 if (auto *IA = DL->getInlinedAt()) { in findLexicalScope() local
133 auto I = InlinedLexicalScopeMap.find(std::make_pair(Scope, IA)); in findLexicalScope()
142 const DILocation *IA) { in getOrCreateLexicalScope() argument
143 if (IA) { in getOrCreateLexicalScope()
147 return getOrCreateLexicalScope(IA); in getOrCreateLexicalScope()
151 return getOrCreateInlinedScope(Scope, IA); in getOrCreateLexicalScope()
/external/clang/test/Sema/
Dms_class_layout.cpp100 class IA { class
102 virtual ~IA(){} in ~IA()
106 class ICh : public virtual IA {
/external/libunwind/doc/
Dlibunwind-ia64.tex8 …a64}{David Mosberger-Tang}{Programming Library}{IA-64-specific support in libunwind}libunwind-ia64…
14 The IA-64 version of \Prog{libunwind} uses a platform-string of
22 implementation has been tested only with IA-64 Linux.
24 When targeting IA-64, the \Prog{libunwind} header file defines the
32 One special feature of IA-64 is the use of NaT bits to support
58 For a detailed description of the IA-64 register usage convention,
68 The IA-64-version of \Prog{libunwind} defines three kinds of register
81 identifies a stack frame. The IA-64 architecture defines two stacks
91 \textbf{Note:} Due to the way the call instruction works on IA-64,
138 used. The IA-64 architecture defines several application registers
[all …]

12345678910>>...17